Hi,

committed the following patch
- cleanup target config scripts

Cheers
Spen

Index: target/target/lm3s3748.cfg
===================================================================
--- target/target/lm3s3748.cfg  (revision 1201)
+++ target/target/lm3s3748.cfg  (working copy)
@@ -20,7 +20,7 @@
    set _CPUTAPID $CPUTAPID
 } else {
   # force an error till we get a good number
-   set _CPUTAPID 0xffffffff
+   set _CPUTAPID 0x3ba00477
 }
 
 # RCLK 
Index: target/target/lm3s6965.cfg
===================================================================
--- target/target/lm3s6965.cfg  (revision 1201)
+++ target/target/lm3s6965.cfg  (working copy)
@@ -18,7 +18,7 @@
    set _CPUTAPID $CPUTAPID
 } else {
   # force an error till we get a good number
-   set _CPUTAPID 0xffffffff
+   set _CPUTAPID 0x3ba00477
 }
 
 # jtag speed
@@ -33,7 +33,6 @@
 #jtag scan chain
 jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 1 -irmask 0xf -expected-id
$_CPUTAPID
 
-
 # the luminary variant causes a software reset rather than asserting SRST
 # this stops the debug registers from being cleared
 # this will be fixed in later revisions of silicon
Index: target/target/lm3s811.cfg
===================================================================
--- target/target/lm3s811.cfg   (revision 1201)
+++ target/target/lm3s811.cfg   (working copy)
@@ -17,7 +17,7 @@
    set _CPUTAPID $CPUTAPID
 } else {
   # force an error till we get a good number
-   set _CPUTAPID 0xffffffff
+   set _CPUTAPID 0x3ba00477
 }
 
 # jtag speed
Index: target/target/stm32.cfg
===================================================================
--- target/target/stm32.cfg     (revision 1201)
+++ target/target/stm32.cfg     (working copy)
@@ -12,7 +12,6 @@
    set  _ENDIAN little
 }
 
-
 # jtag speed
 jtag_khz 500
 
@@ -51,7 +50,6 @@
 
 $_TARGETNAME configure -work-area-virt 0 -work-area-phys 0x20000000
-work-area-size 16384 -work-area-backup 0
 
-
 flash bank stm32x 0 0 0 0 0
 
 # For more information about the configuration files, take a look at:
Index: target/target/stm32stick.cfg
===================================================================
--- target/target/stm32stick.cfg        (revision 1201)
+++ target/target/stm32stick.cfg        (working copy)
@@ -35,7 +35,7 @@
 # The boundery scan register, leave the "expected-id" undefined.
 jtag newtap $_CHIPNAME bs  -irlen 5 -ircapture 0x1 -irmask 0x1e 
 
-# What is this? It must be some extra chip on the stm32stick...
+# configure str750 connected to jtag chain
 jtag newtap $_CHIPNAME unknown -irlen 4 -ircapture 0x1 -irmask 0x0f
 
 set _TARGETNAME [format "%s.cpu" $_CHIPNAME]
Index: target/target/str710.cfg
===================================================================
--- target/target/str710.cfg    (revision 1201)
+++ target/target/str710.cfg    (working copy)
@@ -16,10 +16,9 @@
 if { [info exists CPUTAPID] } {        
    set  _CPUTAPID $CPUTAPID    
 } else {        
-   set  _CPUTAPID 0xffffffff
+   set  _CPUTAPID 0x3f0f0f0f
 }
 
-
 #use combined on interfaces or targets that can't set TRST/SRST separately
 reset_config trst_and_srst srst_pulls_trst
 
Index: target/target/str730.cfg
===================================================================
--- target/target/str730.cfg    (revision 1201)
+++ target/target/str730.cfg    (working copy)
@@ -17,10 +17,9 @@
 if { [info exists CPUTAPID] } {        
    set  _CPUTAPID $CPUTAPID    
 } else {        
-   set  _CPUTAPID 0xffffffff
+   set  _CPUTAPID 0x3f0f0f0f
 }
 
-
 #use combined on interfaces or targets that can't set TRST/SRST separately
 #reset_config trst_and_srst srst_pulls_trst
 reset_config trst_and_srst srst_pulls_trst
Index: target/target/str750.cfg
===================================================================
--- target/target/str750.cfg    (revision 1201)
+++ target/target/str750.cfg    (working copy)
@@ -15,13 +15,12 @@
 if { [info exists CPUTAPID] } {        
    set  _CPUTAPID $CPUTAPID    
 } else {        
-   set  _CPUTAPID 0xffffffff
+   set  _CPUTAPID 0x4f1f0041
 }
 
 # jtag speed
 jtag_khz 10
 
-
 #use combined on interfaces or targets that can't set TRST/SRST separately
 #reset_config trst_and_srst srst_pulls_trst
 reset_config trst_and_srst srst_pulls_trst
Index: target/target/str910-eval.cfg
===================================================================
--- target/target/str910-eval.cfg       (revision 1201)
+++ target/target/str910-eval.cfg       (working copy)
@@ -18,8 +18,7 @@
 if { [info exists FLASHTAPID ] } {
    set _FLASHTAPID $FLASHTAPID
 } else {
-  # Fixme with a correct number!
-   set _FLASHTAPID 0xFFFFFFFF
+   set _FLASHTAPID 0x04570041
 }
 jtag newtap $_CHIPNAME flash -irlen 8 -ircapture 0x1 -irmask 0xfe
-expected-id $_FLASHTAPID
 
@@ -34,7 +33,7 @@
 if { [info exists BSTAPID ] } {
    set _BSTAPID $BSTAPID
 } else {
-   set _BSTAPID 0xFFFFFFFF
+   set _BSTAPID 0x1457f041
 }
 jtag newtap $_CHIPNAME bs    -irlen 5 -ircapture 0x1 -irmask 0x1e
-expected-id $_BSTAPID
 
@@ -42,9 +41,21 @@
 target create $_TARGETNAME arm966e -endian $_ENDIAN -chain-position
$_TARGETNAME -variant arm966e
 $_TARGETNAME configure -work-area-phys 0x50000000 -work-area-virt
0x50000000 -work-area-size 16384 -work-area-backup 1
 
-flash bank str9xpec 0x00000000 0x00080000 0 0 0
+$_TARGETNAME configure -event reset-init {
+       # We can increase speed now that we know the target is halted.
+       #jtag_rclk 3000
+       
+       # -- Enable 96K RAM
+       # PFQBC enabled / DTCM & AHB wait-states disabled
+       mww 0x5C002034 0x0191 
 
-str9xpec enable_turbo 0
-str9xpec options_read 0
-str9xpec options_cmap 0 bank 1
-str9xpec options_write 0
+       str9x flash_config 0 4 2 0 0x80000
+       flash protect 0 0 7 off
+}
+
+#flash bank str9x <base> <size> 0 0 <target#> <variant>
+flash bank str9x 0x00000000 0x00080000 0 0 0
+flash bank str9x 0x00080000 0x00008000 0 0 0
+
+# For more information about the configuration files, take a look at:
+# openocd.texi
Index: target/target/str912.cfg
===================================================================
--- target/target/str912.cfg    (revision 1201)
+++ target/target/str912.cfg    (working copy)
@@ -12,8 +12,6 @@
    set  _ENDIAN little
 }
 
-
-
 # jtag speed. We need to stick to 16kHz until we've finished reset.
 jtag_rclk 16
 
@@ -26,7 +24,7 @@
 if { [info exists FLASHTAPID ] } {
    set _FLASHTAPID $FLASHTAPID
 } else {
-   set _FLASHTAPID 0x25966041
+   set _FLASHTAPID 0x04570041
 }
 jtag newtap $_CHIPNAME flash -irlen 8 -ircapture 0x1 -irmask 0xfe
-expected-id $_FLASHTAPID
 
Index: target/target/str9comstick.cfg
===================================================================
--- target/target/str9comstick.cfg      (revision 1201)
+++ target/target/str9comstick.cfg      (working copy)
@@ -14,7 +14,7 @@
 if { [info exists FLASHTAPID ] } {
    set _FLASHTAPID $FLASHTAPID
 } else {
-   set _FLASHTAPID 0xFFFFFFFF
+   set _FLASHTAPID 0x04570041
 }
 jtag newtap $_CHIPNAME flash -irlen 8 -ircapture 0x1 -irmask 0x1
-expected-id $_FLASHTAPID
 
@@ -29,7 +29,7 @@
 if { [info exists BSTAPID ] } {
    set _BSTAPID $BSTAPID
 } else {
-   set _BSTAPID 0xFFFFFFFF
+   set _BSTAPID 0x1457f041
 }
 jtag newtap $_CHIPNAME bs    -irlen 5 -ircapture 0x1 -irmask 0x1
-expected-id $_BSTAPID
 

_______________________________________________
Openocd-development mailing list
[email protected]
https://lists.berlios.de/mailman/listinfo/openocd-development

Reply via email to