Hello
I have a SMDK6400 and wiggler (parport) dongle. I've stared openocd with
openocd -f interface/parport.cfg -f target/smdk6410.cfg
It starts normally
Open On-Chip Debugger 0.4.0-rc2 (2010-02-16-17:18)
For bug reports, read
http://openocd.berlios.de/doc/doxygen/bugs.html
parport port = 0x0
jtag_nsrst_delay: 1000
jtag_ntrst_delay: 1000
trst_and_srst separate srst_gates_jtag trst_push_pull srst_open_drain
Info : clock speed 500 kHz
Info : JTAG tap: s3c6410.etb tap/device found: 0x2b900f0f (mfg: 0x787,
part: 0xb900, ver: 0x2)
Info : JTAG tap: s3c6410.cpu tap/device found: 0x07b76f0f (mfg: 0x787,
part: 0x7b76, ver: 0x0)
Info : found ARM1176
Info : s3c6410.cpu: hardware has 6 breakpoints, 2 watchpoints
Warn : ETMv2+ support is incomplete
Info : ETM v3.2
Then I do halt. and try to read registers
> reg
===== ARM registers
(0) r0 (/32): 0xFFBFFFFD (dirty)
(1) r1 (/32): 0xEDD76FCF
(2) r2 (/32): 0xBFFCD745
(3) r3 (/32): 0xCF9DDFBF
(4) r4 (/32): 0xF37BED6F
(5) r5 (/32): 0xFF3AEFBE
(6) r6 (/32): 0xF7BDDE7B
(7) r7 (/32): 0xA9DFEEDD
(8) r8 (/32): 0xF5BDEFEF
(9) r9 (/32): 0x35FF59BF
(10) r10 (/32): 0x7FBFFF2E
(11) r11 (/32): 0xC69FDFBF
(12) r12 (/32): 0xE17FDDC8
(13) sp_usr (/32)
(14) lr_usr (/32)
and so on.
I even could modify ARM registers
reg r0
r0 (/32): 0xFFBFFFFD
> reg r0 333
r0 (/32): 0x0000014D
> reg r0
r0 (/32): 0x0000014D
but when I try to read from CPU's registers (which mapped to memory) I
got wrong values
> mdw 0x7f008000
0x7f008000: 0000000c
> mdw 0x7f008004
0x7f008004: 0000000c
> mdw 0x7f008008
0x7f008008: 0000000c
and so on on every register.
Please at least to point out some ideas where the problem could be.
Thank you.
Mikhail.
_______________________________________________
Openocd-development mailing list
[email protected]
https://lists.berlios.de/mailman/listinfo/openocd-development
