> Does anyone have any idea why the
> lpc1768 requires
> such a low clock rate?
> 
> "reset run" seems to require as low as 100kHz.... Could
> this
> be due to the app I'm running is messing with the clock?

Probably.  The chip can run at 100 MHz ISTR,
but if it's running at a slower rate, JTAG will
of course not be fast either.

reset init methods could jack up the clock to
more than the current slow default, too...

- Dave


_______________________________________________
Openocd-development mailing list
[email protected]
https://lists.berlios.de/mailman/listinfo/openocd-development

Reply via email to