On Wed, Aug 20, 2014 at 11:11 PM, Stefan Kristiansson < [email protected]> wrote:
> there's this https://github.com/pgavin/carpe > > It's still very very much a work in progress. I've held off announcing it here because it still needs a lot of work. I'm redoing the data cache at the moment, and there's no MMU, and I haven't ported it to any FPGAs (it synthesizes, though). But it works pretty well for simple stuff. Newlib compiled stuff should work, but I have my own boot code I'm using for now, and there's no I/O. It supports l.mul, l.div, l.f[fl]1, l.cmov, l.ror, etc. Basically, the entire integer ISA should work. There are a few tiny deviations from other implementations that I need to fix, but the code emitted by GCC isn't affected. And there's no FPU support at all :) -Pete
_______________________________________________ OpenRISC mailing list [email protected] http://lists.openrisc.net/listinfo/openrisc
