The branch master has been updated
via f8418d87e191e46b81e1b9548326ab2876fa0907 (commit)
from ee6d9dfb39ff90a31027c51b80362d274918e3dd (commit)
- Log -----------------------------------------------------------------
commit f8418d87e191e46b81e1b9548326ab2876fa0907
Author: Andy Polyakov <[email protected]>
Date: Sun Mar 5 20:38:36 2017 +0100
crypto/x86_64cpuid.pl: move extended feature detection upwards.
Exteneded feature flags were not pulled on AMD processors, as result a
number of extensions were effectively masked on Ryzen. It should have
been reported for Excavator since it implements AVX2 extension, but
apparently nobody noticed or cared...
Reviewed-by: Rich Salz <[email protected]>
-----------------------------------------------------------------------
Summary of changes:
crypto/x86_64cpuid.pl | 18 ++++++++++--------
1 file changed, 10 insertions(+), 8 deletions(-)
diff --git a/crypto/x86_64cpuid.pl b/crypto/x86_64cpuid.pl
index e08e1c4..c2a7d72 100644
--- a/crypto/x86_64cpuid.pl
+++ b/crypto/x86_64cpuid.pl
@@ -72,6 +72,16 @@ OPENSSL_ia32_cpuid:
cpuid
mov %eax,%r11d # max value for standard query level
+ cmp \$7,%eax
+ jb .Lno_extended_info
+
+ mov \$7,%eax
+ xor %ecx,%ecx
+ cpuid
+ mov %ebx,8(%rdi)
+
+.Lno_extended_info:
+
xor %eax,%eax
cmp \$0x756e6547,%ebx # "Genu"
setne %al
@@ -136,14 +146,6 @@ OPENSSL_ia32_cpuid:
shr \$14,%r10d
and \$0xfff,%r10d # number of cores -1 per L1D
- cmp \$7,%r11d
- jb .Lnocacheinfo
-
- mov \$7,%eax
- xor %ecx,%ecx
- cpuid
- mov %ebx,8(%rdi)
-
.Lnocacheinfo:
mov \$1,%eax
cpuid
_____
openssl-commits mailing list
To unsubscribe: https://mta.openssl.org/mailman/listinfo/openssl-commits
