For x86, define macros for capability bits (like for arm and pcc), according to https://www.openssl.org/docs/manmaster/crypto/OPENSSL_ia32cap.html: #define X86_TSCNT (1UL << 4 ) #define X86_CLFLUSH (1UL << 19) #define X86_RC4PATH (1UL << 20) #define X86_MMX (1UL << 23) #define X86_FXSR (1UL << 24) #define X86_SSE (1UL << 25) #define X86_SSE2 (1UL << 26) #define X86_HTHREAD (1UL << 28) #define X86_INTELCPU (1UL << 30) #define X86_PCLMULQDQ (1UL << 33) #define X86_SSSE3 (1UL << 41) #define X86_AMDXOP (1UL << 43) #define X86_MOVBE (1UL << 54) #define X86_AESNI (1UL << 57) #define X86_XSAVE (1UL << 58) #define X86_OSXSAVE (1UL << 59) #define X86_AVX (1UL << 60) #define X86_RDRAND (1UL << 62)
-- Ticket here: http://rt.openssl.org/Ticket/Display.html?id=4569 Please log in as guest with password guest if prompted -- openssl-dev mailing list To unsubscribe: https://mta.openssl.org/mailman/listinfo/openssl-dev
