Author: nbd
Date: 2015-07-07 10:05:50 +0200 (Tue, 07 Jul 2015)
New Revision: 46206

Modified:
   trunk/target/linux/ar71xx/files/arch/mips/ath79/mach-tl-wr841n-v9.c
   trunk/target/linux/ar71xx/files/arch/mips/ath79/mach-wpj531.c
Log:
ar71xx: fix ethernet initialization on QCA953x-based boards (TP-Link 
TL-WR841N/ND v9, Compex WPJ531)

The initialization routines for these boards were relying on some (wrong)
defaults for the QCA953x ethernet. Make these defaults explicit to prevent
breaking them when the QCA953x defaults are fixed.

Signed-off-by: Matthias Schiffer <[email protected]>

Modified: trunk/target/linux/ar71xx/files/arch/mips/ath79/mach-tl-wr841n-v9.c
===================================================================
--- trunk/target/linux/ar71xx/files/arch/mips/ath79/mach-tl-wr841n-v9.c 
2015-07-06 21:43:48 UTC (rev 46205)
+++ trunk/target/linux/ar71xx/files/arch/mips/ath79/mach-tl-wr841n-v9.c 
2015-07-07 08:05:50 UTC (rev 46206)
@@ -109,12 +109,18 @@
        ath79_register_mdio(0, 0x0);
 
        /* LAN */
+       ath79_eth1_data.phy_if_mode = PHY_INTERFACE_MODE_GMII;
+       ath79_eth1_data.duplex = DUPLEX_FULL;
+       ath79_switch_data.phy_poll_mask |= BIT(4);
        ath79_init_mac(ath79_eth1_data.mac_addr, mac, 0);
        ath79_register_eth(1);
 
        /* WAN */
        ath79_switch_data.phy4_mii_en = 1;
        ath79_eth0_data.phy_if_mode = PHY_INTERFACE_MODE_MII;
+       ath79_eth0_data.duplex = DUPLEX_FULL;
+       ath79_eth0_data.speed = SPEED_100;
+       ath79_eth0_data.phy_mask = BIT(4);
        ath79_init_mac(ath79_eth0_data.mac_addr, mac, 1);
        ath79_register_eth(0);
 

Modified: trunk/target/linux/ar71xx/files/arch/mips/ath79/mach-wpj531.c
===================================================================
--- trunk/target/linux/ar71xx/files/arch/mips/ath79/mach-wpj531.c       
2015-07-06 21:43:48 UTC (rev 46205)
+++ trunk/target/linux/ar71xx/files/arch/mips/ath79/mach-wpj531.c       
2015-07-07 08:05:50 UTC (rev 46206)
@@ -105,12 +105,19 @@
        ath79_register_mdio(0, 0x0);
 
        /* LAN */
+       ath79_eth0_data.duplex = DUPLEX_FULL;
+       ath79_eth0_data.phy_if_mode = PHY_INTERFACE_MODE_MII;
+       ath79_eth0_data.speed = SPEED_100;
+       ath79_eth0_data.phy_mask = BIT(4);
        ath79_init_mac(ath79_eth0_data.mac_addr, mac, 0);
        ath79_register_eth(0);
 
        /* WAN */
        ath79_switch_data.phy4_mii_en = 1;
+       ath79_eth1_data.duplex = DUPLEX_FULL;
        ath79_eth1_data.phy_if_mode = PHY_INTERFACE_MODE_MII;
+       ath79_eth1_data.speed = SPEED_100;
+       ath79_switch_data.phy_poll_mask |= BIT(4);
        ath79_init_mac(ath79_eth1_data.mac_addr, mac, 1);
        ath79_register_eth(1);
 
_______________________________________________
openwrt-commits mailing list
[email protected]
https://lists.openwrt.org/cgi-bin/mailman/listinfo/openwrt-commits

Reply via email to