Author: luka
Date: 2015-12-28 05:55:48 +0100 (Mon, 28 Dec 2015)
New Revision: 48009

Added:
   
trunk/target/linux/imx6/patches-4.3/041-ARM-dts-imx-ventana-add-spi-support-for-gw52xx.patch
Log:
imx6: ventana: add ecspi3 host controller for GW52xx

Certain board revisions of the GW52xx support an SPI host controller with
a single chip-select going to an off board connector.

Signed-off-by: Tim Harvey <[email protected]>
Signed-off-by: Pushpal Sidhu <[email protected]>

Added: 
trunk/target/linux/imx6/patches-4.3/041-ARM-dts-imx-ventana-add-spi-support-for-gw52xx.patch
===================================================================
--- 
trunk/target/linux/imx6/patches-4.3/041-ARM-dts-imx-ventana-add-spi-support-for-gw52xx.patch
                                (rev 0)
+++ 
trunk/target/linux/imx6/patches-4.3/041-ARM-dts-imx-ventana-add-spi-support-for-gw52xx.patch
        2015-12-28 04:55:48 UTC (rev 48009)
@@ -0,0 +1,35 @@
+Index: linux-4.3/arch/arm/boot/dts/imx6qdl-gw52xx.dtsi
+===================================================================
+--- linux-4.3.orig/arch/arm/boot/dts/imx6qdl-gw52xx.dtsi       2015-12-18 
10:39:44.899158318 -0800
++++ linux-4.3/arch/arm/boot/dts/imx6qdl-gw52xx.dtsi    2015-12-18 
10:43:27.000000000 -0800
+@@ -158,6 +158,14 @@
+                         <&clks IMX6QDL_CLK_PLL3_USB_OTG>;
+ };
+ 
++&ecspi3 {
++      fsl,spi-num-chipselects = <1>;
++      cs-gpios = <&gpio4 24 GPIO_ACTIVE_HIGH>;
++      pinctrl-names = "default";
++      pinctrl-0 = <&pinctrl_ecspi3>;
++      status = "okay";
++};
++
+ &fec {
+       pinctrl-names = "default";
+       pinctrl-0 = <&pinctrl_enet>;
+@@ -357,6 +365,15 @@
+                       >;
+               };
+ 
++              pinctrl_ecspi3: escpi3grp {
++                      fsl,pins = <
++                              MX6QDL_PAD_DISP0_DAT0__ECSPI3_SCLK      0x100b1
++                              MX6QDL_PAD_DISP0_DAT1__ECSPI3_MOSI      0x100b1
++                              MX6QDL_PAD_DISP0_DAT2__ECSPI3_MISO      0x100b1
++                              MX6QDL_PAD_DISP0_DAT3__GPIO4_IO24       0x100b1
++                      >;
++              };
++
+               pinctrl_enet: enetgrp {
+                       fsl,pins = <
+                               MX6QDL_PAD_RGMII_RXC__RGMII_RXC         0x1b0b0
_______________________________________________
openwrt-commits mailing list
[email protected]
https://lists.openwrt.org/cgi-bin/mailman/listinfo/openwrt-commits

Reply via email to