This patch enables OpenWRT to be ran on the RouterBOARD 951Ui-2HnD.
GPIO 2 enables or disables the POE on port 5. By default we enable
GPIO2. GPIO 20 controls the USB Power, by default it enables the USB
port.

Attached is 624-MIPS-ath79-RB951u-support.patch

Signed-off-by: Davey Hutchison <[email protected]>

--- target/linux/ar71xx/files/arch/mips/ath79/mach-rb95x.c
+++ target/linux/ar71xx/files/arch/mips/ath79/mach-rb95x.c
@@ -37,6 +37,7 @@
 #include "dev-wmac.h"
 #include "machtypes.h"
 #include "routerboot.h"
+#include "dev-leds-gpio.h"

 #define RB95X_GPIO_NAND_NCE    14

@@ -89,6 +90,38 @@
     }
 };

+static struct gpio_led rb951ui_leds_gpio[] __initdata = {
+    {
+        .name        = "rb951ui:wlan",
+        .gpio        = 11,
+        .active_low    = 1,
+    }, {
+        .name        = "rb951ui:act",
+        .gpio        = 3,
+        .active_low    = 1,
+    }, {
+        .name        = "rb951ui:lan:port1",
+        .gpio        = 13,
+        .active_low    = 1,
+    }, {
+        .name        = "rb951ui:lan:port2",
+        .gpio        = 12,
+        .active_low    = 1,
+    }, {
+        .name        = "rb951ui:lan:port3",
+        .gpio        = 4,
+        .active_low    = 1,
+    }, {
+        .name        = "rb951ui:lan:port4",
+        .gpio        = 21,
+        .active_low    = 1,
+    }, {
+        .name        = "rb951ui:lan:port5",
+        .gpio        = 16,
+        .active_low    = 1,
+    }
+};
+
 static struct mdio_board_info rb95x_mdio0_info[] = {
     {
         .bus_id = "ag71xx-mdio.0",
@@ -212,3 +245,43 @@

 MIPS_MACHINE(ATH79_MACH_RB_951G, "951G", "MikroTik RouterBOARD 951G-2HnD",
          rb951g_setup);
+
+static void __init rb951ui_setup(void)
+{
+    rb95x_gpio_init();
+    rb95x_nand_init();
+
+    ath79_setup_ar934x_eth_cfg(AR934X_ETH_CFG_SW_ONLY_MODE);
+
+    ath79_register_mdio(1, 0x0);
+
+    ath79_init_mac(ath79_eth0_data.mac_addr, ath79_mac_base, 0);
+    ath79_init_mac(ath79_eth1_data.mac_addr, ath79_mac_base, 1);
+
+    ath79_switch_data.phy4_mii_en = 1;
+    ath79_switch_data.phy_poll_mask = BIT(4);
+    ath79_eth0_data.phy_if_mode = PHY_INTERFACE_MODE_MII;
+    ath79_eth0_data.phy_mask = BIT(4);
+    ath79_eth0_data.mii_bus_dev = &ath79_mdio1_device.dev;
+    ath79_register_eth(0);
+
+    ath79_eth1_data.phy_if_mode = PHY_INTERFACE_MODE_GMII;
+    ath79_register_eth(1);
+
+    gpio_request_one(20,
+        GPIOF_OUT_INIT_HIGH | GPIOF_EXPORT_DIR_CHANGEABLE,
+        "USB power");
+
+    gpio_request_one(2,
+        GPIOF_OUT_INIT_HIGH | GPIOF_EXPORT_DIR_CHANGEABLE,
+        "POE power");
+
+    rb95x_wlan_init();
+    ath79_register_usb();
+
+    ath79_register_leds_gpio(-1, ARRAY_SIZE(rb951ui_leds_gpio),
+                        rb951ui_leds_gpio);
+}
+
+MIPS_MACHINE(ATH79_MACH_RB_951U, "951HnD", "MikroTik RouterBOARD 951Ui-2HnD",
+         rb951ui_setup);

On Wed, Aug 28, 2013 at 2:19 AM, Gabor Juhos <[email protected]> wrote:
> 2013.08.28. 7:46 keltezéssel, Вячеслав Адаманов írta:
>> Gabor Juhos,
>> tell me, is it possible to port RB / SXT 2nDr2 Lite 2? Or are have any of the
>> nuances for which it can not or imposible.
>
> Although I don't know the hardware details of the SXT Lite boards but it 
> should
> be possible.
>
> -Gabor
> _______________________________________________
> openwrt-devel mailing list
> [email protected]
> https://lists.openwrt.org/cgi-bin/mailman/listinfo/openwrt-devel

Attachment: 624-MIPS-ath79-RB951U-support.patch
Description: Binary data

_______________________________________________
openwrt-devel mailing list
[email protected]
https://lists.openwrt.org/cgi-bin/mailman/listinfo/openwrt-devel

Reply via email to