[OpenWrt-Devel] [PATCH 2/4] ath79: fix QCA9557 eth PLL settings

[David Bauer]

The QCA9557 dtsi is currently missing pll-handle and pll-regs for both
eth0 and eth1, therefore PLL settings won't be applied. This commit
fixes this behavior.

Signed-off-by: David Bauer <m...@david-bauer.net>
---
 target/linux/ath79/dts/qca9557.dtsi | 8 +++++++-
 1 file changed, 7 insertions(+), 1 deletion(-)

diff --git a/target/linux/ath79/dts/qca9557.dtsi 
b/target/linux/ath79/dts/qca9557.dtsi
index 4f797a5543..e586f46433 100644
--- a/target/linux/ath79/dts/qca9557.dtsi
+++ b/target/linux/ath79/dts/qca9557.dtsi
@@ -109,7 +109,7 @@
 
                        pll: pll-controller@18050000 {
                                compatible = "qca,ar9557-pll",
-                                               "qca,qca9550-pll";
+                                               "qca,qca9550-pll", "syscon";
                                reg = <0x18050000 0x50>;
 
                                #clock-cells = <1>;
@@ -295,6 +295,9 @@
 &eth0 {
        compatible = "qca,qca9550-eth", "syscon", "simple-mfd";
 
+       pll-reg = <0 0x28 0>;
+       pll-handle = <&pll>;
+
        pll-data = <0x82000101 0x80000101 0x80001313>;
        phy-mode = "rgmii";
 
@@ -310,6 +313,9 @@
 &eth1 {
        compatible = "qca,qca9550-eth", "syscon", "simple-mfd";
 
+       pll-reg = <0 0x48 0>;
+       pll-handle = <&pll>;
+
        pll-data = <0x82000101 0x80000101 0x80001313>;
        phy-mode = "sgmii";
 
-- 
2.18.0


_______________________________________________
openwrt-devel mailing list
openwrt-devel@lists.openwrt.org
https://lists.openwrt.org/mailman/listinfo/openwrt-devel