oops, my mistake.
here's the patch which i based my faulty logic on, and in hindsight all it proves is that signals are delayed one block before affecting the phasor's pitch.
phasor-rate.pd
Description: Binary data
_______________________________________________ [email protected] mailing list UNSUBSCRIBE and account-management -> http://lists.puredata.info/listinfo/pd-list
