stephane eranian 写道:
Hi,
On Thu, Jun 3, 2010 at 2:23 PM, 袁立威 <xzfkil...@gmail.com> wrote:
Recently, I've been trying to use bts(branch trace store) in i7 with
libpfm4, it captures all control transfers which gives large overhead
and I try event filtering mechanism in i7. Following is how am I doing:
Use rdmsrl to read MSR_LBR_SELECT(0x1c8), then set bits according to
Intel manual and write back using wrmsrl.
BTS and LBR are unrelated.
MSR_LBR_SELECT filters LBR, not BTS.
There is not user level LBR support yet in perf_events.
Unfortunately, it doesn't work, still capture all control transfers.
Can any body help?
Thanks,
Liwei Yuan.
------------------------------------------------------------------------------
ThinkGeek and WIRED's GeekDad team up for the Ultimate
GeekDad Father's Day Giveaway. ONE MASSIVE PRIZE to the
lucky parental unit. See the prize list and enter to win:
http://p.sf.net/sfu/thinkgeek-promo
_______________________________________________
perfmon2-devel mailing list
perfmon2-devel@lists.sourceforge.net
https://lists.sourceforge.net/lists/listinfo/perfmon2-devel
Thank you very much. I now understand.
|
------------------------------------------------------------------------------
ThinkGeek and WIRED's GeekDad team up for the Ultimate
GeekDad Father's Day Giveaway. ONE MASSIVE PRIZE to the
lucky parental unit. See the prize list and enter to win:
http://p.sf.net/sfu/thinkgeek-promo
_______________________________________________
perfmon2-devel mailing list
perfmon2-devel@lists.sourceforge.net
https://lists.sourceforge.net/lists/listinfo/perfmon2-devel
