I believe the advantage of  tying the inputs to Vdd is so the device will
consumes less power.    I would have review a mfg data sheet to substantiate
my claims here.


Mike Reagan
EDSI
----- Original Message -----
From: Dwight Harm <[EMAIL PROTECTED]>
To: 'Protel EDA Forum' <[EMAIL PROTECTED]>
Sent: Wednesday, March 28, 2001 6:08 PM
Subject: [PEDA] OT: Unused CMOS inputs (was: Reference)


> Is there a reason to prefer Vdd over GND?  The spec sheets often just say
> "tied high or low...", and my knowledge of theory is too weak to even
guess
> at an answer. :)
> TIA,
> Dwight Harm.
>
> > -----Original Message-----
> > From: Andy Gulliver [mailto:[EMAIL PROTECTED]]
> > Sent: Wednesday, March 28, 2001 6:52 AM
> > Subject: Re: [PEDA] Reference
> <snip>
> > Unused inputs should ideally be pulled to Vdd via a suitable resistor
> > (opinions vary, but 10k-100k should suffice).  A number of inputs can be
> > linked and pulled up by the same resistor to cut the number of resistors
> > needed (if cost/space is critical) but watch out for pull-up traces
> running
> > long distances...
>

* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
* To post a message: mailto:[EMAIL PROTECTED]
*
* To join or leave this list visit:
* http://www.techservinc.com/protelusers/subscrib.html
*                      - or email -
* mailto:[EMAIL PROTECTED]?body=leave%20proteledaforum
*
* Contact the list manager:
* mailto:[EMAIL PROTECTED]
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *

Reply via email to