Author: Maciej Fijalkowski <fij...@gmail.com>
Branch: fast-slowpath
Changeset: r65638:1def2b709c14
Date: 2013-07-25 11:18 +0200
http://bitbucket.org/pypy/pypy/changeset/1def2b709c14/

Log:    we changed the way registers are picked.

diff --git a/rpython/jit/backend/llsupport/test/test_gc_integration.py 
b/rpython/jit/backend/llsupport/test/test_gc_integration.py
--- a/rpython/jit/backend/llsupport/test/test_gc_integration.py
+++ b/rpython/jit/backend/llsupport/test/test_gc_integration.py
@@ -84,7 +84,7 @@
         nos.reverse()
         if self.cpu.backend_name.startswith('x86'):
             if self.cpu.IS_64_BIT:
-                assert nos == [11, 12, 31]
+                assert nos == [0, 1, 31]
             else:
                 assert nos ==  [4, 5, 25]
         elif self.cpu.backend_name.startswith('arm'):
_______________________________________________
pypy-commit mailing list
pypy-commit@python.org
http://mail.python.org/mailman/listinfo/pypy-commit

Reply via email to