Author: Armin Rigo <[email protected]>
Branch: fast-gil
Changeset: r69830:d30d2a515ee0
Date: 2014-03-09 14:06 +0100
http://bitbucket.org/pypy/pypy/changeset/d30d2a515ee0/
Log: 32-bit fix
diff --git a/rpython/jit/backend/x86/callbuilder.py
b/rpython/jit/backend/x86/callbuilder.py
--- a/rpython/jit/backend/x86/callbuilder.py
+++ b/rpython/jit/backend/x86/callbuilder.py
@@ -170,9 +170,11 @@
#
# Yes, we need to call the reopenstack() function
self.save_result_value_reacq(restore_edx)
- if IS_X86_32:
- mc.MOV_sr(4, css_value.value)
- mc.MOV_sr(0, old_value.value)
+ if self.asm._is_asmgcc():
+ if IS_X86_32:
+ mc.MOV_sr(4, old_value.value)
+ mc.MOV_sr(0, css_value.value)
+ # on X86_64, they are already in the right registers
mc.CALL(imm(self.asm.reacqgil_addr))
self.restore_result_value_reacq(restore_edx)
#
_______________________________________________
pypy-commit mailing list
[email protected]
https://mail.python.org/mailman/listinfo/pypy-commit