On 26/9/25 09:07, Luc Michel wrote:
From: Francisco Iglesias <[email protected]>

Introduce a 'first-cpu-index' property for specifying the first QEMU CPU
connected to the GICv3. This makes it possible to have multiple instances
of the GICv3 connected to different CPU clusters.

For KVM, mark this property has unsupported. It probably does not make
much sense as it is intented to be used to model non-SMP systems.

Signed-off-by: Luc Michel <[email protected]>
Signed-off-by: Francisco Iglesias <[email protected]>
Reviewed-by: Sai Pavan Boddu <[email protected]>
Reviewed-by: Peter Maydell <[email protected]>
Reviewed-by: Edgar E. Iglesias <[email protected]>
---
  include/hw/intc/arm_gicv3_common.h | 1 +
  hw/intc/arm_gicv3_common.c         | 3 ++-
  hw/intc/arm_gicv3_cpuif.c          | 2 +-
  hw/intc/arm_gicv3_kvm.c            | 6 ++++++
  4 files changed, 10 insertions(+), 2 deletions(-)

diff --git a/include/hw/intc/arm_gicv3_common.h 
b/include/hw/intc/arm_gicv3_common.h
index 572d971d22c..38aa1961c50 100644
--- a/include/hw/intc/arm_gicv3_common.h
+++ b/include/hw/intc/arm_gicv3_common.h
@@ -227,10 +227,11 @@ struct GICv3State {
      MemoryRegion iomem_dist; /* Distributor */
      GICv3RedistRegion *redist_regions; /* Redistributor Regions */
      uint32_t *redist_region_count; /* redistributor count within each region 
*/
      uint32_t nb_redist_regions; /* number of redist regions */
+ uint32_t first_cpu_idx;

Could we have a description for this new field? (Can be done by another
patch on top).

      uint32_t num_cpu;
      uint32_t num_irq;
      uint32_t revision;
      uint32_t maint_irq;
      bool lpi_enable;

Reply via email to