Hi everyone,

The QEMU v10.1.2 stable release is now available.

You can grab the tarball from our download page here:

  https://www.qemu.org/download/#source

  https://download.qemu.org/qemu-10.1.2.tar.xz
  https://download.qemu.org/qemu-10.1.2.tar.xz.sig (signature)

v10.1.2 is now tagged in the official qemu.git repository, and the
stable-10.1 branch has been updated accordingly:

  https://gitlab.com/qemu-project/qemu/-/commits/stable-10.1

There are 23 changes since the previous v10.1.1 release.

Thank you everyone who has been involved and helped with the stable series!

/mjt

Changelog (stable-10.1-hash master-hash Author Name: Commmit-Subject):

ccaea6b265 Michael Tokarev:
 Update version for 10.1.2 release
acef0da910 91fc6d8101 Philippe Mathieu-Daudé:
 linux-user/microblaze: Fix little-endianness binary
e80709183c cea82f8cdd Gabriel Brookman:
 target/hppa: correct size bit parity for fmpyadd
e14614fe78 ec03dd9723 Richard Henderson:
 accel/tcg: Hoist first page lookup above pointer_wrap
95c1555cd8 58aa1d08bb Paolo Bonzini:
 target/i386: user: do not set up a valid LDT on reset
4e58c5bf0c 5142397c79 Paolo Bonzini:
 async: access bottom half flags with qatomic_read
f316e90a82 0d22b621b7 Paolo Bonzini:
 target/i386: fix access to the T bit of the TSS
b70ff85fef 5a2faa0a0a Thomas Ogrisegg:
 target/i386: fix x86_64 pushw op
68630e6701 cdba90ac1b YiFei Zhu:
 i386/tcg/smm_helper: Properly apply DR values on SMM entry / exit
cf8dff8d9f df32e5c568 Paolo Bonzini:
 i386/cpu: Prevent delivering SIPI during SMM in TCG mode
9ca80ff527 00001a22d1 Jon Kohler:
 i386/kvm: Expose ARCH_CAP_FB_CLEAR when invulnerable to MDS
19ab9f3102 df9a3372dd Mathias Krause:
 target/i386: Fix CR2 handling for non-canonical addresses
f0839fec94 ed26056d90 Richard W.M. Jones:
 block/curl.c: Use explicit long constants in curl_easy_setopt calls
400eeeefee 6529f31e0d Hector Cao:
 target/i386: add compatibility property for pdcm feature
608a19009a e9efa4a771 Paolo Bonzini:
 target/i386: add compatibility property for arch_capabilities
be9075c7c9 81d1885dcc Max Chou:
 target/riscv: rvv: Fix vslide1[up|down].vx unexpected result when XLEN2 and 
SEWd
3a184ef664 0b16c7b6a8 Jim Shu:
 target/riscv: Fix ssamoswap error handling
45a31df407 84c1605b76 Jim Shu:
 target/riscv: Fix SSP CSR error handling in VU/VS mode
1cea32f332 c851052a77 Jim Shu:
 target/riscv: Fix the mepc when sspopchk triggers the exception
19a3344754 a23e719ca8 Peter Maydell:
 target/arm: Don't set HCR.RW for AArch32 only CPUs
3a27ff6cb9 bab681f752 Stefan Hajnoczi:
 pcie_sriov: make pcie_sriov_pf_exit() safe on non-SR-IOV devices
30ff0b5651 f65918497c nanliu:
 docs/devel: Correct uefi-vars-x64 device name
3870276618 1c0f5142d9 ShengYi Hung:
 hid: fix incorrect return value for hid
c3ae83117d 2e54e5fda7 Damien Bergamini:
 pcie_sriov: Fix broken MMIO accesses from SR-IOV VFs


Reply via email to