On Fri, Aug 3, 2012 at 10:37 AM, Peter Maydell <peter.mayd...@linaro.org> wrote:
[...]
>> http://git.linaro.org/gitweb?p=people/rikuvoipio/qemu.git;a=shortlog;h=refs/heads/linaro
>
> That's just a personal (and as you say old) copy of qemu-linaro.
> qemu-linaro proper is here:
> http://git.linaro.org/gitweb?p=qemu/qemu-linaro.git;a=shortlog;h=refs/heads/rebasing

I should have known better, thanks :-)

> My proposal for how we should handle SMC is here:
> http://lists.gnu.org/archive/html/qemu-devel/2012-05/msg03012.html
>
> (the code in qemu-linaro for SMC is similar to that but not
> exactly the same semantics).

If I correctly understood your proposal, it would require some
ARM code to simulate the behaviour of the secure ROM,
right?  IMHO that'd be much more complex than what is
needed to solve Itaru Kitayama issue.  In fact, I wonder if
considering all SMC calls as NOPs wouldn't be enough to
run non secure kernels using that feature (of course, one
would still need some of the secure cp15 registers, but
that's not a very difficult task I guess).


Laurent

Reply via email to