On Wed, 16 Oct 2019 at 08:50, Cédric Le Goater <c...@kaod.org> wrote:
>
> Currently, we link the DRAM memory region to the FMC model (for DMAs)
> through a property alias at the SoC level. The I2C model will need a
> similar region for DMA support, add a DRAM region property at the SoC
> level for both model to use.
>
> Signed-off-by: Cédric Le Goater <c...@kaod.org>

Reviewed-by: Joel Stanley <j...@jms.id.au>

Reply via email to