This is the v5 patch series. v5: A64FX supports only 128, 256, and 512bit SVE vector lengths, but the QEMU implementation prior to v4 did not have an API to specify a specific vector length. Andrew has implemented an API (cpu->sve_vq_supported, commit:5401b1e08d etc) to solve this, so we have changed the implementation to use that API.
v4: The following changes have been made to match the SVE specification of the A64FX processor. - Implemented internally only the vector lengths of 128, 256, and 512 bit supported by the A64FX processor. - Removed sve and sve-max-vq properties due to the above changes, and fixed them so that no explicit options can be specified. v3: When we created the v2 patch series, we based it on the v1 patch series that had not been merged into the upstream, so we created the v3 patch series as a patch series that can be applied independently. v2: No features have been added or removed from the v1 patch series. Removal of unused definitions that were added in excess, and consolidation of patches for the purpose of functional consistency. For patch 1, Implemented Identification registers for A64FX processor. HPC extension registers will be implemented in the future. For SVE, the A64FX processor supports only 128,256 and 512bit vector lengths. For patch 2, A64FX processor can now be used by specifying the -cpu a64fx option when the -macine virt option is specified. For patch 3, added A64FX processor related tests. Shuuichirou Ishii (3): target-arm: Add support for Fujitsu A64FX hw/arm/virt: target-arm: Add A64FX processor support to virt machine tests/arm-cpu-features: Add A64FX processor related docs/system/arm/virt.rst | 1 + hw/arm/virt.c | 1 + target/arm/cpu64.c | 48 ++++++++++++++++++++++++++++++++++ tests/qtest/arm-cpu-features.c | 11 ++++++++ 4 files changed, 61 insertions(+) -- 2.27.0