> In order to get clean clock dividers, the patch also changes > the operating frequencies from 124/45 MHz to 112/24 MHz. The > "default" (idle) frequency is unmodified in this patch and > still uses PLL bypass, but is used so rarely it shouldn't > have much impact.
what's the impact of the reduced speed on boost ratio and performance? Or was there nothing yet tested regarding performance? Peter
