Ian Collier wrote:
> True.
...
> I would assume so.
...
> Also correct. :o)

Well, I try my best :-)

> > maybe having a common routine for 'memory accesses' which adjusts to the
> > next 4-tstate or 8-tstate boundary *at that point* rather than trying to
> > work it all out when the instruction starts.
> > Mmm.  You're right; a bit tricky! ;-)
>
> Actually this could be done and might be moderately straightforward...
> but it would be dog slow.
>
> imc

Shouldn't matter when I get my 800MHz Athlon (if only...) ;-)

David Laundon

Reply via email to