Our BIOS region is alway read-write so there is no need to program the
PAM or any other mechanism to allow the BIOS to continue.
Signed-off-by: Rob Bradford <robert.bradf...@intel.com>
---
src/fw/shadow.c | 5 +++++
src/hw/pci_ids.h | 1 +
2 files changed, 6 insertions(+)
diff --git a/src/fw/shadow.c b/src/fw/shadow.c
index 4c627a8..4b909bd 100644
--- a/src/fw/shadow.c
+++ b/src/fw/shadow.c
@@ -142,6 +142,11 @@ make_bios_writable(void)
ShadowBDF = bdf;
return;
}
+ if (vendor == PCI_VENDOR_ID_INTEL
+ && device == PCI_DEVICE_ID_INTEL_VIRT) {
+ ShadowBDF = bdf;
+ return;
+ }
}
dprintf(1, "Unable to unlock ram - bridge not found\n");
}
diff --git a/src/hw/pci_ids.h b/src/hw/pci_ids.h
index 1096461..49c27f2 100644
--- a/src/hw/pci_ids.h
+++ b/src/hw/pci_ids.h
@@ -2528,6 +2528,7 @@
#define PCI_DEVICE_ID_INTEL_IXP4XX 0x8500
#define PCI_DEVICE_ID_INTEL_IXP2800 0x9004
#define PCI_DEVICE_ID_INTEL_S21152BB 0xb152
+#define PCI_DEVICE_ID_INTEL_VIRT 0x0d57
#define PCI_VENDOR_ID_SCALEMP 0x8686
#define PCI_DEVICE_ID_SCALEMP_VSMP_CTL 0x1010
--
2.19.2
_______________________________________________
SeaBIOS mailing list
SeaBIOS@seabios.org
https://mail.coreboot.org/mailman/listinfo/seabios
