On Thu, Jul 27, 2017 at 3:31 AM, Maxime Ripard
wrote:
> On Wed, Jul 26, 2017 at 07:55:24PM +0800, icen...@aosc.io wrote:
>> 在 2017-07-20 14:00,Icenowy Zheng 写道:
>> > The PRCM of H3/H5 SoCs have a secure/non-secure switch, which controls
>> > the access to some clock/power related registers in PRCM
On Wed, Jul 26, 2017 at 07:55:24PM +0800, icen...@aosc.io wrote:
> 在 2017-07-20 14:00,Icenowy Zheng 写道:
> > The PRCM of H3/H5 SoCs have a secure/non-secure switch, which controls
> > the access to some clock/power related registers in PRCM.
> >
> > Current Linux kernel will access the CPUS (AR100)
在 2017-07-20 14:00,Icenowy Zheng 写道:
The PRCM of H3/H5 SoCs have a secure/non-secure switch, which controls
the access to some clock/power related registers in PRCM.
Current Linux kernel will access the CPUS (AR100) clock in the PRCM
block, so the PRCM should be switched to non-secure.
Add code