Re: [ARTIQ] Kasli FPGA selection

2017-07-01 Thread Sébastien Bourdeauducq via ARTIQ 

On Friday, June 30, 2017 07:54 PM, Grzegorz Kasprowicz via ARTIQ wrote:

additional 30$ does not make any difference.


OK, fine.
___
ARTIQ mailing list
https://ssl.serverraum.org/lists/listinfo/artiq

[ARTIQ] Kasli FPGA selection

2017-06-28 Thread Sébastien Bourdeauducq via ARTIQ 

On Wednesday, June 28, 2017 04:52 PM, Thomas Harty wrote:
Have we settled on the 50T as the FPGA for the first version of Kasli, 
and what speed grade?


I would advocate for the 50T in -2 speed grade for two main reasons:
a) I don't think we need that much FPGA resources for the 100T to be needed.
b) -2 speed grade transceivers go to 6.25Gbps whereas -1 speed grade 
ones go to 3.75Gbps. In addition to a significant increase in bandwidth, 
the -2 transceivers can use the same configuration on the Metlino/Sayma 
side which is used for the backplane (5Gbps). Otherwise we would have to 
generate another set of Ultrascale transceiver settings (and shave a 
yak) and potentially deal with weird RTIO frequency ratios in a hybrid 
MTCA/Eurocard Sinara system.


Sébastien
___
ARTIQ mailing list
https://ssl.serverraum.org/lists/listinfo/artiq