Re: [coreboot] How to check if DRAM init is OK?

2015-08-04 Thread WANG FEI
How about MemTest86? See this link http://www.coreboot.org/Memtest86, I
never use it before.


On Tue, Aug 4, 2015 at 6:16 AM, Iru Cai mytbk920...@gmail.com wrote:

 Hi,

 I'm now porting coreboot to CubieTruck, a development board with an
 Allwinner A20 SoC. I use Mr.Nuke's code[1] and Allwinner's user manual for
 reference.However, when I modified the code and tested with the board, the
 console gave only two lines of message and it get stuck. So I thought DRAM
 init failed. I put some printks at bootblock_media.c, and found the bug
 occurs at line 118[2], which showed the access of a certain memory space
 caused the error. So I need to know how to check if the DRAM init works.

 Thanks
 Iru Cai

 [1] https://github.com/mrnuke/coreboot/tree/cubie_mmc
 [2]
 https://github.com/mrnuke/coreboot/blob/cubie_mmc/src/cpu/allwinner/a10/bootblock_media.c#L118

 --
 coreboot mailing list: coreboot@coreboot.org
 http://www.coreboot.org/mailman/listinfo/coreboot

-- 
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot

Re: [coreboot] How to check if DRAM init is OK?

2015-08-04 Thread ron minnich
it's an ARM. There was a primitive memory test in the early days of our ARM
ports that might be useful. It was simple but it caught our problems.



On Tue, Aug 4, 2015 at 7:18 AM WANG FEI wangfei.ji...@gmail.com wrote:

 How about MemTest86? See this link http://www.coreboot.org/Memtest86, I
 never use it before.


 On Tue, Aug 4, 2015 at 6:16 AM, Iru Cai mytbk920...@gmail.com wrote:

 Hi,

 I'm now porting coreboot to CubieTruck, a development board with an
 Allwinner A20 SoC. I use Mr.Nuke's code[1] and Allwinner's user manual for
 reference.However, when I modified the code and tested with the board, the
 console gave only two lines of message and it get stuck. So I thought DRAM
 init failed. I put some printks at bootblock_media.c, and found the bug
 occurs at line 118[2], which showed the access of a certain memory space
 caused the error. So I need to know how to check if the DRAM init works.

 Thanks
 Iru Cai

 [1] https://github.com/mrnuke/coreboot/tree/cubie_mmc
 [2]
 https://github.com/mrnuke/coreboot/blob/cubie_mmc/src/cpu/allwinner/a10/bootblock_media.c#L118

 --
 coreboot mailing list: coreboot@coreboot.org
 http://www.coreboot.org/mailman/listinfo/coreboot


 --
 coreboot mailing list: coreboot@coreboot.org
 http://www.coreboot.org/mailman/listinfo/coreboot
-- 
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot

[coreboot] New comment published at coreboot

2015-08-04 Thread WordPress
A new comment http://blogs.coreboot.org/blog/2015/07/22/coreboot-changelog-week-of-2015-07-13/comment-page-1/#comment-1655076 has been published.


-- 
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot

[coreboot] New on blogs.coreboot.org: coreboot conference in Europe, October 2015

2015-08-04 Thread WordPress
A new post titled "coreboot conference in Europe, October 2015" has been published on the coreboot blog. Find the full post at http://blogs.coreboot.org/blog/2015/08/04/coreboot-conference-in-europe-october-2015/

Dear coreboot developers, users and interested parties,
we are currently trying to organize a coreboot conference and developer meeting in October 2015 in Germany.
This is not intended to be a pure developer meeting, we also hope to reach out to manufacturers of processors, chipsets, mainboards and servers/laptops/tablets/desktops with an interest in coreboot and the possibilities it offers.
My plan (which is not final yet) is to have the Federal Office for Information Security (BSI) in Germany host the conference in Bonn, Germany. As a national cyber security authority, the goal of the BSI is to promote IT security in Germany. For this reason, the BSI has funded coreboot development in the past for security reasons.
The preliminary plans are to coordinate the exact date of the conference to be before or after Embedded Linux Conference Europe, scheduled for October 5-7 in Dublin, Ireland. Planned duration is 3-4 days. This means we can either use the time window from Thursday Oct 1 to Sunday Oct 4, or from Thursday Oct 8 to Monday Oct 12. The former has the advantage of having cheaper hotel rooms available in Bonn, while the latter has the advantage of avoiding Oct 3, a national holiday in Germany (all shops closed).
ATTENTION vendors/manufacturers: If your main interest is forging business relationships and/or strategic coordination and you want to skip the technical workshops and soldering, well try make sure there is one outreach day of talks, presentations and discussions on a regular business day. Please indicate that with (strategic) next to your name in the doodle linked below.
If you wonder about how to reach Bonn, there are three options available by plane:
The closest is Cologne Airport (CGN), 30 minutes by bus to Bonn main station.
Next is Düsseldorf Airport (DUS), 1 hour by train to Bonn main station.
The airport with most international destinations is Frankfurt Airport (FRA), 2.5 hours by train to Bonn main station.
Theres the option to travel by train as well. Bonn is reachable by high-speed train (ICE), and other high-speed train stations are reasonably close (30 minutes).
What Im looking for right now is a rough show of hands whod like to attend so I can book a conference venue. Id also like feedback on which weekend would be preferable for you. If you have any questions, please feel free to ask me directly c-d.hailfinger.devel.2...@gmx.net or our mailing list coreboot@coreboot.org.
Please enter your participation abilities in the doodle below:
http://doodle.com/bw52xs4fc7pxte6d
Regards,
Carl-Daniel Hailfinger


-- 
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot