Re: Project Ideas - Basic RTEMS BSP for Cortex-R5 on Qemu

2022-04-17 Thread Pavel Pisa
Hello Alan and Kamlesh,

On Sunday 17 of April 2022 18:18:03 Alan Cudmore wrote:
> The R5 basic BSP is needed by the RTEMS community. If you get through that,
> you could look at the Xilinx code for interacting with it.
>  
> Is the Xilinx R5 QEMU support generic enough for a basic BSP? Or could it
> be factored in a way that supports non-xilinx BSPs? I would not mind seeing
> a R5 BSP for the Xilinx MPSoC UltraScale+ since RTEMS has support for the
> A53 now. I thought others on this list might have already created an R5
> BSP. It looks like the Zephyr RTOS supports the Xilinx R5 QEMU model.
> https://docs.zephyrproject.org/latest/boards/arm/qemu_cortex_r5/doc/index.h
>tml The Timer and UART are Xilinx specific.
> https://github.com/zephyrproject-rtos/zephyr/tree/main/boards/arm/qemu_cort
>ex_r5 
> Other than the Xilinx UltraScale+, I see there are TI AM243x processors,
> but are there any other R5 processors available?

As I have already reported that I have TMDX570LC43HDK at home.
There is even Hi-Rel version of the used TMS570LC4357-EP.
Gedare has some smaller boards with these chips as well.
I know and have located again that there are industrial
equivalents RM57L843 and RM48L740. RM are usually little
endian, all TMS570 I have met are big endian.

As I have reported already

On Saturday 16 of April 2022 16:11:02 Pavel Pisa wrote:
> As I know, the Cortex-R5 core is already supported
> by RTEMS and our TMS570LS3137 BSP has been used
> with TMS570LC4357 chips by Frankfurt University
>
>   https://www.rz.uni-frankfurt.de/65100666/dcs
>
> Relevant repository
>
>   https://github.com/jalmito/rtems
>
> It would worth to get mainline TMS570 BSP compatible with
> both chips.

I have not time to work or test that target, nor I have some
project now and I will be quite busy next months so do not
expect major contribution.

But I would be happy if the development moves forward.

But in the fact it would worth to start by QEMU
support the first and it would take whole GSoC
probably.

TI AM243x seems to be interesting from this respect
by possible high simmilarty to BeagleBone AM335x
so probably more peripherals in QEMU could be reused...

Anyway, Kamlesh Bharodiya idea to try R5 on Xilinx MPSoC
which has QEMU support seems to be reasonable start
direction. I have enticed that he has written somewhere
notice that he has some experience with Cortex-R4.
Is my understanding correct? If you have some personal
or company working on some project on this target
than it is even better.

Best wishes,

Pavel
--
Pavel Pisa
phone:  +420 603531357
e-mail: p...@cmp.felk.cvut.cz
Department of Control Engineering FEE CVUT
Karlovo namesti 13, 121 35, Prague 2
university: http://control.fel.cvut.cz/
company:https://www.pikron.com/
personal:   http://cmp.felk.cvut.cz/~pisa
projects:   https://www.openhub.net/accounts/ppisa
CAN related:http://canbus.pages.fel.cvut.cz/
Open Technologies Research Education and Exchange Services
https://gitlab.fel.cvut.cz/otrees/org/-/wikis/home

___
devel mailing list
devel@rtems.org
http://lists.rtems.org/mailman/listinfo/devel

Re: Project Ideas - Basic RTEMS BSP for Cortex-R5 on Qemu

2022-04-17 Thread Joel Sherrill
On Sun, Apr 17, 2022, 5:17 AM Pavel Pisa  wrote:

> Dear Kamlesh,
>
> On Sunday 17 of April 2022 10:19:01 Kamlesh Bharodiya wrote:
> > Thanks for your mail. I have not worked on ZCU102. Though, I'm working
> with
> > R4F currently. Shall I go ahead with the GSoC application? Or should I
> wait
> > for any other mentor to reply ?
>
> I do not feel competent to be main mentor for this project
> and some feedback from people working on RTEMS core
> would be helpfull. But I expect that most are on Easters
> now so the time to submission deadline is relatively tight.
>

The R5 basic BSP is needed by the RTEMS community. If you get through that,
you could look at the Xilinx code for interacting with it.





> I am not sure if somebody else see potential to use RTEMS or Cortex-R5
> integrated into ZCU102. I see it in general but do not see any
> such project on my horizon university work nor company projects
> horizon. I have actually neither project with TMS570LC4357,
> but I have at least HW and it could be nice platform to test
> RTEMS CAN support if it is updated during this year another GSoC
> and interesting platform for LwIP testing... But there is no
> QEMU support and I do not suggest to change your project to this
> direction.
>
> As I have checked, it seems that it is possible to use ZCU102 R5
> somehow with local UART and timer so it makes project initial
> phases as feasible in the GSoC frame. Do you plan project as
> the longer or shorter GSoC variant?
>
> I suggest to apply before submission deadline even if the
> project is not fully clarified before deadline. It will
> be discussed by RTEMS mentors and can be slightly adjusted,
> extended before coding phase to match core team vision.
> Other option is to select another open topic which is on
> the RTEMS project interest list
>
>   https://devel.rtems.org/wiki/Developer/OpenProjects
>
> But if you have already some experience with Cortex-R4
> and see some real application use for your work then
> the goal has reason.
>
> You wrote in your proposal
>
>   Testing R4 BSP on Qemu - but I think that there is no such
>  available target for now
>
> As for the timeline, I suggest to move testing and familiarization
> with RTEMS and QEMU ecosystem into bonding period and start real
> coding with start of GSoC coding period to have something to
> to evaluate and running in the middle
>
>Testing R4 BSP on Qemu, and few other BSPs on Qemu like STM32 BSP
>to get familiarize myself with machines on Qemu
>
> Because if you finish work only after the second half then there
> is not enough time for review, clean up, documentation and adjustment
> for mainline submission. Expect two or three round for it and
> this should be real goal of GSoC and real evaluation.
> So I suggest move more coding to the first half and some reserve
> and documention and review process to the second half.
>
> Best wishes,
>
> Pavel
>
> > On Sat, 16 Apr, 2022, 7:41 pm Pavel Pisa, 
> wrote:
> > > Dear Kamlesh,
> > >
> > > On Friday 15 of April 2022 06:50:44 Kamlesh Bharodiya wrote:
> > > > I am looking for mentors for my project. How can I connect to
> > > > interested mentors? I have uploaded the draft proposal on GSoC
> tracking
> > > > page.
> > >
> > > I have long time interrest in RTEMS running on TMS570LC4357
> > > which is Arm Cortex-R5F based. I have TMDX570LC43HDK at home
> > > and some smaller boards are at Elktroline.cz.
> > >
> > > As I know, the Cortex-R5 core is already supported
> > > by RTEMS and our TMS570LS3137 BSP has been used
> > > with TMS570LC4357 chips by Frankfurt University
> > >
> > >   https://www.rz.uni-frankfurt.de/65100666/dcs
> > >
> > > Relevant repository
> > >
> > >   https://github.com/jalmito/rtems
> > >
> > > It would worth to get mainline TMS570 BSP compatible with
> > > both chips.
> > >
> > > But back to your project, possibility to run RTEMS on Cortex-R5
> > > architecture in QEMU would be usesfull for testing. My search through
> > > actual QEMU sources confirms Cortex-R support and only in  Cortex-R5
> > > and Cortex-R52 variants and only integration on ZCU102.
> > > But support of Cortex-R5 comprocessor on "big" Xilinx platforms
> > > can be usesfull. I have helped with bought of these boards
> > > years ago but for the team which moved away. But I probably
> > > can find even somebody with HW who could test the code.
> > >
> > > The minimal set of the peripherals supported to make port
> > > usable and living needs to include GIC (generic interrupt controller),
> > > TTC (system timer) and UART (serial port).
> > > Other option is some mailbox based exchange with main Cortex-A CPU.
> > >
> > > Have you some experience with ZCU102?
> > > I have no much idea how difficult the project is...
> > >
> > > I can help as co-mentor, I cannot offer main mentor role
> > > because I have too many running projects.
> > >
> > > I CC to Sebastian Huber, because if I remember well they
> > > have provided support for some Cortex-R5 platform 

Re: Project Ideas - Basic RTEMS BSP for Cortex-R5 on Qemu

2022-04-17 Thread Pavel Pisa
Dear Kamlesh,

On Sunday 17 of April 2022 10:19:01 Kamlesh Bharodiya wrote:
> Thanks for your mail. I have not worked on ZCU102. Though, I'm working with
> R4F currently. Shall I go ahead with the GSoC application? Or should I wait
> for any other mentor to reply ?

I do not feel competent to be main mentor for this project
and some feedback from people working on RTEMS core
would be helpfull. But I expect that most are on Easters
now so the time to submission deadline is relatively tight.

I am not sure if somebody else see potential to use RTEMS or Cortex-R5
integrated into ZCU102. I see it in general but do not see any
such project on my horizon university work nor company projects
horizon. I have actually neither project with TMS570LC4357,
but I have at least HW and it could be nice platform to test
RTEMS CAN support if it is updated during this year another GSoC
and interesting platform for LwIP testing... But there is no
QEMU support and I do not suggest to change your project to this
direction. 

As I have checked, it seems that it is possible to use ZCU102 R5
somehow with local UART and timer so it makes project initial
phases as feasible in the GSoC frame. Do you plan project as
the longer or shorter GSoC variant?

I suggest to apply before submission deadline even if the
project is not fully clarified before deadline. It will
be discussed by RTEMS mentors and can be slightly adjusted,
extended before coding phase to match core team vision.
Other option is to select another open topic which is on
the RTEMS project interest list

  https://devel.rtems.org/wiki/Developer/OpenProjects

But if you have already some experience with Cortex-R4
and see some real application use for your work then
the goal has reason.

You wrote in your proposal

  Testing R4 BSP on Qemu - but I think that there is no such
 available target for now

As for the timeline, I suggest to move testing and familiarization
with RTEMS and QEMU ecosystem into bonding period and start real
coding with start of GSoC coding period to have something to
to evaluate and running in the middle

   Testing R4 BSP on Qemu, and few other BSPs on Qemu like STM32 BSP
   to get familiarize myself with machines on Qemu

Because if you finish work only after the second half then there
is not enough time for review, clean up, documentation and adjustment
for mainline submission. Expect two or three round for it and
this should be real goal of GSoC and real evaluation.
So I suggest move more coding to the first half and some reserve
and documention and review process to the second half.

Best wishes,

Pavel

> On Sat, 16 Apr, 2022, 7:41 pm Pavel Pisa,  wrote:
> > Dear Kamlesh,
> >
> > On Friday 15 of April 2022 06:50:44 Kamlesh Bharodiya wrote:
> > > I am looking for mentors for my project. How can I connect to
> > > interested mentors? I have uploaded the draft proposal on GSoC tracking
> > > page.
> >
> > I have long time interrest in RTEMS running on TMS570LC4357
> > which is Arm Cortex-R5F based. I have TMDX570LC43HDK at home
> > and some smaller boards are at Elktroline.cz.
> >
> > As I know, the Cortex-R5 core is already supported
> > by RTEMS and our TMS570LS3137 BSP has been used
> > with TMS570LC4357 chips by Frankfurt University
> >
> >   https://www.rz.uni-frankfurt.de/65100666/dcs
> >
> > Relevant repository
> >
> >   https://github.com/jalmito/rtems
> >
> > It would worth to get mainline TMS570 BSP compatible with
> > both chips.
> >
> > But back to your project, possibility to run RTEMS on Cortex-R5
> > architecture in QEMU would be usesfull for testing. My search through
> > actual QEMU sources confirms Cortex-R support and only in  Cortex-R5
> > and Cortex-R52 variants and only integration on ZCU102.
> > But support of Cortex-R5 comprocessor on "big" Xilinx platforms
> > can be usesfull. I have helped with bought of these boards
> > years ago but for the team which moved away. But I probably
> > can find even somebody with HW who could test the code.
> >
> > The minimal set of the peripherals supported to make port
> > usable and living needs to include GIC (generic interrupt controller),
> > TTC (system timer) and UART (serial port).
> > Other option is some mailbox based exchange with main Cortex-A CPU.
> >
> > Have you some experience with ZCU102?
> > I have no much idea how difficult the project is...
> >
> > I can help as co-mentor, I cannot offer main mentor role
> > because I have too many running projects.
> >
> > I CC to Sebastian Huber, because if I remember well they
> > have provided support for some Cortex-R5 platform already.
> >
> > Best wishes,
> >
> > Pavel Pisa
> > phone:  +420 603531357
> > e-mail: p...@cmp.felk.cvut.cz
> > Department of Control Engineering FEE CVUT
> > Karlovo namesti 13, 121 35, Prague 2
> > university: http://control.fel.cvut.cz/
> > company:https://www.pikron.com/
> > personal:   http://cmp.felk.cvut.cz/~pisa
> > projects:   

Re: Project Ideas - Basic RTEMS BSP for Cortex-R5 on Qemu

2022-04-17 Thread Kamlesh Bharodiya
Hi Pavel,

Thanks for your mail. I have not worked on ZCU102. Though, I'm working with
R4F currently. Shall I go ahead with the GSoC application? Or should I wait
for any other mentor to reply ?

Regards,
Kamlesh



On Sat, 16 Apr, 2022, 7:41 pm Pavel Pisa,  wrote:

> Dear Kamlesh,
>
> On Friday 15 of April 2022 06:50:44 Kamlesh Bharodiya wrote:
> > I am looking for mentors for my project. How can I connect to interested
> > mentors? I have uploaded the draft proposal on GSoC tracking page.
>
> I have long time interrest in RTEMS running on TMS570LC4357
> which is Arm Cortex-R5F based. I have TMDX570LC43HDK at home
> and some smaller boards are at Elktroline.cz.
>
> As I know, the Cortex-R5 core is already supported
> by RTEMS and our TMS570LS3137 BSP has been used
> with TMS570LC4357 chips by Frankfurt University
>
>   https://www.rz.uni-frankfurt.de/65100666/dcs
>
> Relevant repository
>
>   https://github.com/jalmito/rtems
>
> It would worth to get mainline TMS570 BSP compatible with
> both chips.
>
> But back to your project, possibility to run RTEMS on Cortex-R5
> architecture in QEMU would be usesfull for testing. My search through
> actual QEMU sources confirms Cortex-R support and only in  Cortex-R5
> and Cortex-R52 variants and only integration on ZCU102.
> But support of Cortex-R5 comprocessor on "big" Xilinx platforms
> can be usesfull. I have helped with bought of these boards
> years ago but for the team which moved away. But I probably
> can find even somebody with HW who could test the code.
>
> The minimal set of the peripherals supported to make port
> usable and living needs to include GIC (generic interrupt controller),
> TTC (system timer) and UART (serial port).
> Other option is some mailbox based exchange with main Cortex-A CPU.
>
> Have you some experience with ZCU102?
> I have no much idea how difficult the project is...
>
> I can help as co-mentor, I cannot offer main mentor role
> because I have too many running projects.
>
> I CC to Sebastian Huber, because if I remember well they
> have provided support for some Cortex-R5 platform already.
>
> Best wishes,
>
> Pavel Pisa
> phone:  +420 603531357
> e-mail: p...@cmp.felk.cvut.cz
> Department of Control Engineering FEE CVUT
> Karlovo namesti 13, 121 35, Prague 2
> university: http://control.fel.cvut.cz/
> company:https://www.pikron.com/
> personal:   http://cmp.felk.cvut.cz/~pisa
> projects:   https://www.openhub.net/accounts/ppisa
> CAN related:http://canbus.pages.fel.cvut.cz/
> Open Technologies Research Education and Exchange Services
> https://gitlab.fel.cvut.cz/otrees/org/-/wikis/home
>
___
devel mailing list
devel@rtems.org
http://lists.rtems.org/mailman/listinfo/devel