[PATCH 1/2] arm64: dts: mt8183: add dsi node

[Jitao Shi]

Add dsi and mipitx nodes to the mt8183

Signed-off-by: Jitao Shi 
---
 arch/arm64/boot/dts/mediatek/mt8183.dtsi | 24 
 1 file changed, 24 insertions(+)

diff --git a/arch/arm64/boot/dts/mediatek/mt8183.dtsi 
b/arch/arm64/boot/dts/mediatek/mt8183.dtsi
index b36e37fcdfe3..84f465fa4fac 100644
--- a/arch/arm64/boot/dts/mediatek/mt8183.dtsi
+++ b/arch/arm64/boot/dts/mediatek/mt8183.dtsi
@@ -353,6 +353,16 @@
status = "disabled";
};
 
+   mipi_tx0: mipi-dphy@11e5 {
+   compatible = "mediatek,mt8183-mipi-tx";
+   reg = <0 0x11e5 0 0x1000>;
+   clocks = < CLK_APMIXED_MIPID0_26M>;
+   clock-names = "ref_clk";
+   #clock-cells = <0>;
+   #phy-cells = <0>;
+   clock-output-names = "mipi_tx0_pll";
+   };
+
mfgcfg: syscon@1300 {
compatible = "mediatek,mt8183-mfgcfg", "syscon";
reg = <0 0x1300 0 0x1000>;
@@ -365,6 +375,20 @@
#clock-cells = <1>;
};
 
+   dsi0: dsi@14014000 {
+   compatible = "mediatek,mt8183-dsi";
+   reg = <0 0x14014000 0 0x1000>;
+   interrupts = ;
+   power-domains = < MT8183_POWER_DOMAIN_DISP>;
+   mediatek,syscon-dsi = < 0x140>;
+   clocks = < CLK_MM_DSI0_MM>,
+   < CLK_MM_DSI0_IF>,
+   <_tx0>;
+   clock-names = "engine", "digital", "hs";
+   phys = <_tx0>;
+   phy-names = "dphy";
+   };
+
smi_common: smi@14019000 {
compatible = "mediatek,mt8183-smi-common", "syscon";
reg = <0 0x14019000 0 0x1000>;
-- 
2.21.0

___
dri-devel mailing list
dri-devel@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/dri-devel

Re: [PATCH 1/2] arm64: dts: mt8183: add dsi node

[CK Hu]

Hi, Jitao:

On Tue, 2019-04-16 at 16:54 +0800, Jitao Shi wrote:
> Add dsi and mipitx nodes to the mt8183
> 
> Signed-off-by: Jitao Shi 
> ---
>  arch/arm64/boot/dts/mediatek/mt8183.dtsi | 25 
>  1 file changed, 25 insertions(+)
> 
> diff --git a/arch/arm64/boot/dts/mediatek/mt8183.dtsi 
> b/arch/arm64/boot/dts/mediatek/mt8183.dtsi
> index b36e37fcdfe3..80929a0e5a6f 100644
> --- a/arch/arm64/boot/dts/mediatek/mt8183.dtsi
> +++ b/arch/arm64/boot/dts/mediatek/mt8183.dtsi
> @@ -353,6 +353,16 @@
>   status = "disabled";
>   };
>  
> + mipi_tx0: mipi-dphy@11e5 {
> + compatible = "mediatek,mt8183-mipi-tx";
> + reg = <0 0x11e5 0 0x1000>;
> + clocks = < CLK_APMIXED_MIPID0_26M>;
> + clock-names = "ref_clk";
> + #clock-cells = <0>;
> + #phy-cells = <0>;
> + clock-output-names = "mipi_tx0_pll";
> + };
> +
>   mfgcfg: syscon@1300 {
>   compatible = "mediatek,mt8183-mfgcfg", "syscon";
>   reg = <0 0x1300 0 0x1000>;
> @@ -365,6 +375,21 @@
>   #clock-cells = <1>;
>   };
>  
> + dsi0: dsi@14014000 {
> + compatible = "mediatek,mt8173-dsi",
> + "mediatek,mt8183-dsi";

I think you could directly remove "mediatek,mt8173-dsi".

Regards,
CK

> + reg = <0 0x14014000 0 0x1000>;
> + interrupts = ;
> + power-domains = < MT8183_POWER_DOMAIN_DISP>;
> + mediatek,syscon-dsi = < 0x140>;
> + clocks = < CLK_MM_DSI0_MM>,
> + < CLK_MM_DSI0_IF>,
> + <_tx0>;
> + clock-names = "engine", "digital", "hs";
> + phys = <_tx0>;
> + phy-names = "dphy";
> + };
> +
>   smi_common: smi@14019000 {
>   compatible = "mediatek,mt8183-smi-common", "syscon";
>   reg = <0 0x14019000 0 0x1000>;


___
dri-devel mailing list
dri-devel@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/dri-devel

[PATCH 1/2] arm64: dts: mt8183: add dsi node

[Jitao Shi]

Add dsi and mipitx nodes to the mt8183

Signed-off-by: Jitao Shi 
---
 arch/arm64/boot/dts/mediatek/mt8183.dtsi | 25 
 1 file changed, 25 insertions(+)

diff --git a/arch/arm64/boot/dts/mediatek/mt8183.dtsi 
b/arch/arm64/boot/dts/mediatek/mt8183.dtsi
index b36e37fcdfe3..80929a0e5a6f 100644
--- a/arch/arm64/boot/dts/mediatek/mt8183.dtsi
+++ b/arch/arm64/boot/dts/mediatek/mt8183.dtsi
@@ -353,6 +353,16 @@
status = "disabled";
};
 
+   mipi_tx0: mipi-dphy@11e5 {
+   compatible = "mediatek,mt8183-mipi-tx";
+   reg = <0 0x11e5 0 0x1000>;
+   clocks = < CLK_APMIXED_MIPID0_26M>;
+   clock-names = "ref_clk";
+   #clock-cells = <0>;
+   #phy-cells = <0>;
+   clock-output-names = "mipi_tx0_pll";
+   };
+
mfgcfg: syscon@1300 {
compatible = "mediatek,mt8183-mfgcfg", "syscon";
reg = <0 0x1300 0 0x1000>;
@@ -365,6 +375,21 @@
#clock-cells = <1>;
};
 
+   dsi0: dsi@14014000 {
+   compatible = "mediatek,mt8173-dsi",
+   "mediatek,mt8183-dsi";
+   reg = <0 0x14014000 0 0x1000>;
+   interrupts = ;
+   power-domains = < MT8183_POWER_DOMAIN_DISP>;
+   mediatek,syscon-dsi = < 0x140>;
+   clocks = < CLK_MM_DSI0_MM>,
+   < CLK_MM_DSI0_IF>,
+   <_tx0>;
+   clock-names = "engine", "digital", "hs";
+   phys = <_tx0>;
+   phy-names = "dphy";
+   };
+
smi_common: smi@14019000 {
compatible = "mediatek,mt8183-smi-common", "syscon";
reg = <0 0x14019000 0 0x1000>;
-- 
2.21.0

___
dri-devel mailing list
dri-devel@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/dri-devel