Re: [gem5-users] SPEC 2017 runs on gem5

[Shyam Murthy]

Hi,

I am using se.py within config/example.

Thanks,
Shyam  

> On Mar 11, 2019, at 11:42 PM, SM Farabi Mahmud  wrote:
> 
> Can you share the configuration file that you're using?
> 
> On Fri, Mar 8, 2019, 4:26 PM Shyam Murthy  > wrote:
> Hi All,
> 
> When I am running a lot of the SPEC '17 applications on gem5, I am getting a 
> warning message that says warn: instruction 'movntdq_Mo_Vo' unimplemented. 
> The source code for the binary does not seem to indicate the usage of the 
> movntdq instruction. 
> I assume it is the glibc that is using this instruction, because of 
> indication from the cpuid that there is support for SSE2. I tried disabling 
> both the bits for SSE2 and SSE in the edx register, which ought to cause 
> glibc to not use the binary that contains the same instruction, but I 
> continue to see the same error. Is there something I am missing? Or is there 
> an easier workaround?
> 
> Thanks,
> Shyam 
> ___
> gem5-users mailing list
> gem5-users@gem5.org 
> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users 
> ___
> gem5-users mailing list
> gem5-users@gem5.org
> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] SPEC 2017 runs on gem5

[SM Farabi Mahmud]

Can you share the configuration file that you're using?

On Fri, Mar 8, 2019, 4:26 PM Shyam Murthy  wrote:

> Hi All,
>
> When I am running a lot of the SPEC '17 applications on gem5, I am getting
> a warning message that says *warn: instruction 'movntdq_Mo_Vo'
> unimplemented*. The source code for the binary does not seem to indicate
> the usage of the movntdq instruction.
> I assume it is the glibc that is using this instruction, because of
> indication from the cpuid that there is support for SSE2. I tried disabling
> both the bits for SSE2 and SSE in the edx register, which ought to cause
> glibc to not use the binary that contains the same instruction, but I
> continue to see the same error. Is there something I am missing? Or is
> there an easier workaround?
>
> Thanks,
> Shyam
> ___
> gem5-users mailing list
> gem5-users@gem5.org
> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] SPEC 2017 runs on gem5

[Shyam Murthy]

Hi Jason,

Any thoughts on this?

Thanks,
Shyam 

> On Mar 8, 2019, at 4:26 PM, Shyam Murthy  wrote:
> 
> Hi All,
> 
> When I am running a lot of the SPEC '17 applications on gem5, I am getting a 
> warning message that says warn: instruction 'movntdq_Mo_Vo' unimplemented. 
> The source code for the binary does not seem to indicate the usage of the 
> movntdq instruction. 
> I assume it is the glibc that is using this instruction, because of 
> indication from the cpuid that there is support for SSE2. I tried disabling 
> both the bits for SSE2 and SSE in the edx register, which ought to cause 
> glibc to not use the binary that contains the same instruction, but I 
> continue to see the same error. Is there something I am missing? Or is there 
> an easier workaround?
> 
> Thanks,
> Shyam 

___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

[gem5-users] SPEC 2017 runs on gem5

[Shyam Murthy]

Hi All,

When I am running a lot of the SPEC '17 applications on gem5, I am getting
a warning message that says *warn: instruction 'movntdq_Mo_Vo'
unimplemented*. The source code for the binary does not seem to indicate
the usage of the movntdq instruction.
I assume it is the glibc that is using this instruction, because of
indication from the cpuid that there is support for SSE2. I tried disabling
both the bits for SSE2 and SSE in the edx register, which ought to cause
glibc to not use the binary that contains the same instruction, but I
continue to see the same error. Is there something I am missing? Or is
there an easier workaround?

Thanks,
Shyam
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users