Question about long IPC implementation in Genode implementation

2018-03-27 Thread yu000013
Hi there,


I'm currently doing tests of IPC on different microkernels using Genode 
framework.


I'm wondering whether there're any long IPC implementation  inside the 
framework that I can make use of.


Thank you very much!


Yelly--
Check out the vibrant tech community on one of the world's most
engaging tech sites, Slashdot.org! http://sdm.link/slashdot___
genode-main mailing list
genode-main@lists.sourceforge.net
https://lists.sourceforge.net/lists/listinfo/genode-main


Re: access to tsc calibration info

2018-03-27 Thread Alexander Boettcher
Hello,

On 26.03.2018 21:42, Steven Harp wrote:
> 
> x86-specific question: Is there a generic way to get access to the
> TSC frequency calibration information, as provided by modern x86
> CPUs in MSRs?  (User mode components cannot directly read these.)
> 
>  The information is readily available in Nova's hypervisor
> information page (Hip), conveniently exported as a ROM. But I

This hypervisor information page ROM is going to be dropped with [0]
(and therefore with the upcoming release).

Essential information about the boot, which can't be gathered on another
way by Genode, are reported as "platform_info" ROM. See the commits of [0].

Cheers,

Alex.

[0] https://github.com/genodelabs/genode/issues/2710

-- 
Alexander Boettcher
Genode Labs

http://www.genode-labs.com - http://www.genode.org

Genode Labs GmbH - Amtsgericht Dresden - HRB 28424 - Sitz Dresden
Geschäftsführer: Dr.-Ing. Norman Feske, Christian Helmuth

--
Check out the vibrant tech community on one of the world's most
engaging tech sites, Slashdot.org! http://sdm.link/slashdot
___
genode-main mailing list
genode-main@lists.sourceforge.net
https://lists.sourceforge.net/lists/listinfo/genode-main