Convert LLCC bindings to DT schema format using json-schema.
Signed-off-by: Sai Prakash Ranjan
---
.../devicetree/bindings/arm/msm/qcom,llcc.txt | 41 --
.../bindings/arm/msm/qcom,llcc.yaml | 54 +++
2 files changed, 54 insertions(+), 41 deletions(-)
delete mode 100644 Documentation/devicetree/bindings/arm/msm/qcom,llcc.txt
create mode 100644 Documentation/devicetree/bindings/arm/msm/qcom,llcc.yaml
diff --git a/Documentation/devicetree/bindings/arm/msm/qcom,llcc.txt
b/Documentation/devicetree/bindings/arm/msm/qcom,llcc.txt
deleted file mode 100644
index eaee06b2d8f2..
--- a/Documentation/devicetree/bindings/arm/msm/qcom,llcc.txt
+++ /dev/null
@@ -1,41 +0,0 @@
-== Introduction==
-
-LLCC (Last Level Cache Controller) provides last level of cache memory in SOC,
-that can be shared by multiple clients. Clients here are different cores in the
-SOC, the idea is to minimize the local caches at the clients and migrate to
-common pool of memory. Cache memory is divided into partitions called slices
-which are assigned to clients. Clients can query the slice details, activate
-and deactivate them.
-
-Properties:
-- compatible:
- Usage: required
- Value type:
- Definition: must be "qcom,sdm845-llcc"
-
-- reg:
- Usage: required
- Value Type:
- Definition: The first element specifies the llcc base start address and
- the size of the register region. The second element
specifies
- the llcc broadcast base address and size of the register
region.
-
-- reg-names:
-Usage: required
-Value Type:
-Definition: Register region names. Must be "llcc_base",
"llcc_broadcast_base".
-
-- interrupts:
- Usage: required
- Definition: The interrupt is associated with the llcc edac device.
- It's used for llcc cache single and double bit error
detection
- and reporting.
-
-Example:
-
- cache-controller@110 {
- compatible = "qcom,sdm845-llcc";
- reg = <0x110 0x20>, <0x130 0x5> ;
- reg-names = "llcc_base", "llcc_broadcast_base";
- interrupts = ;
- };
diff --git a/Documentation/devicetree/bindings/arm/msm/qcom,llcc.yaml
b/Documentation/devicetree/bindings/arm/msm/qcom,llcc.yaml
new file mode 100644
index ..5ac90d101807
--- /dev/null
+++ b/Documentation/devicetree/bindings/arm/msm/qcom,llcc.yaml
@@ -0,0 +1,54 @@
+# SPDX-License-Identifier: (GPL-2.0-or-later OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/arm/msm/qcom,llcc.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Last Level Cache Controller
+
+maintainers:
+ - Rishabh Bhatnagar
+ - Sai Prakash Ranjan
+
+description: |
+ LLCC (Last Level Cache Controller) provides last level of cache memory in
SoC,
+ that can be shared by multiple clients. Clients here are different cores in
the
+ SoC, the idea is to minimize the local caches at the clients and migrate to
+ common pool of memory. Cache memory is divided into partitions called slices
+ which are assigned to clients. Clients can query the slice details, activate
+ and deactivate them.
+
+properties:
+ compatible:
+enum:
+ - qcom,sdm845-llcc
+
+ reg:
+items:
+ - description: LLCC base register region
+ - description: LLCC broadcast base register region
+
+ reg-names:
+items:
+ - const: llcc_base
+ - const: llcc_broadcast_base
+
+ interrupts:
+maxItems: 1
+
+required:
+ - compatible
+ - reg
+ - reg-names
+ - interrupts
+
+examples:
+ - |
+#include
+
+cache-controller@110 {
+ compatible = "qcom,sdm845-llcc";
+ reg = <0x110 0x20>, <0x130 0x5> ;
+ reg-names = "llcc_base", "llcc_broadcast_base";
+ interrupts = ;
+};
--
QUALCOMM INDIA, on behalf of Qualcomm Innovation Center, Inc. is a member
of Code Aurora Forum, hosted by The Linux Foundation
