> -----Original Message-----
> From: devicetree-ow...@vger.kernel.org [mailto:devicetree-
> ow...@vger.kernel.org] On Behalf Of Yogesh Narayan Gaur
> Sent: Friday, November 16, 2018 4:44 PM
> To: linux-...@lists.infradead.org; boris.brezil...@bootlin.com;
> marek.va...@gmail.com; broo...@kernel.org; linux-...@vger.kernel.org;
> devicet...@vger.kernel.org
> Cc: r...@kernel.org; mark.rutl...@arm.com; shawn...@kernel.org; linux-
> arm-ker...@lists.infradead.org; computersforpe...@gmail.com;
> frieder.schre...@kontron.de; linux-kernel@vger.kernel.org; Yogesh Narayan
> Gaur <yogeshnarayan.g...@nxp.com>
> Subject: [PATCH v5 3/5] arm64: dts: lx2160a: add FlexSPI node property
> 
> Add fspi node property for LX2160A SoC for FlexSPI driver.
> Property added for the FlexSPI controller and for the connected slave device 
> for
> the LX2160ARDB target.
> This is having two SPI-NOR flash device, mt35xu512aba, connected at CS0 and
> CS1.
> 
> Signed-off-by: Yogesh Gaur <yogeshnarayan.g...@nxp.com>
> ---
> Changes for v5:
> - None
> Changes for v4:
> - Incorporated Rob review comments.
> Changes for v3:
> - None.
> Changes for v2:
> - - Incorporated Shawn review comments.
> ---
>  arch/arm64/boot/dts/freescale/fsl-lx2160a-rdb.dts | 22
> ++++++++++++++++++++++
>  arch/arm64/boot/dts/freescale/fsl-lx2160a.dtsi    | 13 +++++++++++++
>  2 files changed, 35 insertions(+)
> 
> diff --git a/arch/arm64/boot/dts/freescale/fsl-lx2160a-rdb.dts
> b/arch/arm64/boot/dts/freescale/fsl-lx2160a-rdb.dts
> index 1483071..3b20c97 100644
> --- a/arch/arm64/boot/dts/freescale/fsl-lx2160a-rdb.dts
> +++ b/arch/arm64/boot/dts/freescale/fsl-lx2160a-rdb.dts
> @@ -35,6 +35,28 @@
>       status = "okay";
>  };
> 
> +&fspi {
> +     status = "okay";
> +
> +     mt35xu512aba0: flash@0 {
> +             #address-cells = <1>;
> +             #size-cells = <1>;
> +             compatible = "spansion,m25p80";
> +             m25p,fast-read;
> +             spi-max-frequency = <20000000>;

The SPI flash supports 50MHz frequency. Please update to 50Mhz

> +             reg = <0>;
> +     };
> +
> +     mt35xu512aba1: flash@1 {
> +             #address-cells = <1>;
> +             #size-cells = <1>;
> +             compatible = "spansion,m25p80";
> +             m25p,fast-read;
> +             spi-max-frequency = <20000000>;
> +             reg = <1>;
> +     };
> +};
> +
>  &i2c0 {
>       status = "okay";
>       i2c-mux@77 {
> diff --git a/arch/arm64/boot/dts/freescale/fsl-lx2160a.dtsi
> b/arch/arm64/boot/dts/freescale/fsl-lx2160a.dtsi
> index c758268..5d0025a 100644
> --- a/arch/arm64/boot/dts/freescale/fsl-lx2160a.dtsi
> +++ b/arch/arm64/boot/dts/freescale/fsl-lx2160a.dtsi
> @@ -698,5 +698,18 @@
>                       interrupts = <GIC_SPI 59 IRQ_TYPE_LEVEL_HIGH>;
>                       timeout-sec = <30>;
>               };
> +
> +             fspi: spi@20c0000 {
> +                     compatible = "nxp,lx2160a-fspi";
> +                     #address-cells = <1>;
> +                     #size-cells = <0>;
> +                     reg = <0x0 0x20c0000 0x0 0x10000>,
> +                             <0x0 0x20000000 0x0 0x10000000>;
> +                     reg-names = "fspi_base", "fspi_mmap";
> +                     interrupts = <0 25 0x4>; /* Level high type */
> +                     clocks = <&clockgen 4 3>, <&clockgen 4 3>;
> +                     clock-names = "fspi_en", "fspi";
> +                     status = "disabled";
> +             };
>       };
>  };
> --
> 2.7.4

Reply via email to