Re: [U-Boot] [PATCH 3/4] ARM: socfpga: Fix Arria10 SPI and NAND U-Boot offset

2019-03-07 Thread Simon Goldschmidt
On Wed, Mar 6, 2019 at 10:05 PM Marek Vasut  wrote:
>
> The SPL size on Gen5 is 4*64kiB, but on A10 it is 4*256kiB.
> Handle the difference.
>
> Signed-off-by: Marek Vasut 
> Cc: Chin Liang See 
> Cc: Dinh Nguyen 
> Cc: Simon Goldschmidt 
> Cc: Tien Fong Chee 

Reviewed-by: Simon Goldschmidt 

> ---
>  include/configs/socfpga_common.h | 8 
>  1 file changed, 8 insertions(+)
>
> diff --git a/include/configs/socfpga_common.h 
> b/include/configs/socfpga_common.h
> index f182e9e71b..181af9b646 100644
> --- a/include/configs/socfpga_common.h
> +++ b/include/configs/socfpga_common.h
> @@ -275,12 +275,20 @@ unsigned int cm_get_qspi_controller_clk_hz(void);
>
>  /* SPL QSPI boot support */
>  #ifdef CONFIG_SPL_SPI_SUPPORT
> +#if defined(CONFIG_TARGET_SOCFPGA_GEN5)
>  #define CONFIG_SYS_SPI_U_BOOT_OFFS 0x4
> +#elif defined(CONFIG_TARGET_SOCFPGA_ARRIA10)
> +#define CONFIG_SYS_SPI_U_BOOT_OFFS 0x10
> +#endif
>  #endif
>
>  /* SPL NAND boot support */
>  #ifdef CONFIG_SPL_NAND_SUPPORT
> +#if defined(CONFIG_TARGET_SOCFPGA_GEN5)
>  #define CONFIG_SYS_NAND_U_BOOT_OFFS0x4
> +#elif defined(CONFIG_TARGET_SOCFPGA_ARRIA10)
> +#define CONFIG_SYS_NAND_U_BOOT_OFFS0x10
> +#endif
>  #endif
>
>  /*
> --
> 2.20.1
>
___
U-Boot mailing list
U-Boot@lists.denx.de
https://lists.denx.de/listinfo/u-boot


[U-Boot] [PATCH 3/4] ARM: socfpga: Fix Arria10 SPI and NAND U-Boot offset

2019-03-06 Thread Marek Vasut
The SPL size on Gen5 is 4*64kiB, but on A10 it is 4*256kiB.
Handle the difference.

Signed-off-by: Marek Vasut 
Cc: Chin Liang See 
Cc: Dinh Nguyen 
Cc: Simon Goldschmidt 
Cc: Tien Fong Chee 
---
 include/configs/socfpga_common.h | 8 
 1 file changed, 8 insertions(+)

diff --git a/include/configs/socfpga_common.h b/include/configs/socfpga_common.h
index f182e9e71b..181af9b646 100644
--- a/include/configs/socfpga_common.h
+++ b/include/configs/socfpga_common.h
@@ -275,12 +275,20 @@ unsigned int cm_get_qspi_controller_clk_hz(void);
 
 /* SPL QSPI boot support */
 #ifdef CONFIG_SPL_SPI_SUPPORT
+#if defined(CONFIG_TARGET_SOCFPGA_GEN5)
 #define CONFIG_SYS_SPI_U_BOOT_OFFS 0x4
+#elif defined(CONFIG_TARGET_SOCFPGA_ARRIA10)
+#define CONFIG_SYS_SPI_U_BOOT_OFFS 0x10
+#endif
 #endif
 
 /* SPL NAND boot support */
 #ifdef CONFIG_SPL_NAND_SUPPORT
+#if defined(CONFIG_TARGET_SOCFPGA_GEN5)
 #define CONFIG_SYS_NAND_U_BOOT_OFFS0x4
+#elif defined(CONFIG_TARGET_SOCFPGA_ARRIA10)
+#define CONFIG_SYS_NAND_U_BOOT_OFFS0x10
+#endif
 #endif
 
 /*
-- 
2.20.1

___
U-Boot mailing list
U-Boot@lists.denx.de
https://lists.denx.de/listinfo/u-boot