The reset value of uSDHCx_INT_STATUS_EN register is changed to 0
on iMX6SX. So the fsl_esdhc driver must update to set the register,
otherwise no state can be detected.
Signed-off-by: Ye.Li b37...@freescale.com
---
Changes since v2:
- None
Changes since v1:
- Remove codes which set INT_STATUS_EN register according PIO or DMA mode.
drivers/mmc/fsl_esdhc.c |8
1 files changed, 8 insertions(+), 0 deletions(-)
diff --git a/drivers/mmc/fsl_esdhc.c b/drivers/mmc/fsl_esdhc.c
index 2640607..59b470d 100644
--- a/drivers/mmc/fsl_esdhc.c
+++ b/drivers/mmc/fsl_esdhc.c
@@ -23,6 +23,13 @@
DECLARE_GLOBAL_DATA_PTR;
+#define SDHCI_IRQ_EN_BITS (IRQSTATEN_CC | IRQSTATEN_TC | \
+ IRQSTATEN_CINT | \
+ IRQSTATEN_CTOE | IRQSTATEN_CCE | IRQSTATEN_CEBE
| \
+ IRQSTATEN_CIE | IRQSTATEN_DTOE | IRQSTATEN_DCE
| \
+ IRQSTATEN_DEBE | IRQSTATEN_BRR | IRQSTATEN_BWR
| \
+ IRQSTATEN_DINT)
+
struct fsl_esdhc {
uintdsaddr; /* SDMA system address register */
uintblkattr;/* Block attributes register */
@@ -558,6 +565,7 @@ int fsl_esdhc_initialize(bd_t *bis, struct fsl_esdhc_cfg
*cfg)
esdhc_setbits32(regs-sysctl, SYSCTL_PEREN | SYSCTL_HCKEN
| SYSCTL_IPGEN | SYSCTL_CKEN);
+ writel(SDHCI_IRQ_EN_BITS, regs-irqstaten);
memset(cfg-cfg, 0, sizeof(cfg-cfg));
voltage_caps = 0;
--
1.7.4.1
___
U-Boot mailing list
U-Boot@lists.denx.de
http://lists.denx.de/mailman/listinfo/u-boot