[PATCH 05/34] drm/amd/display: Set DCN351 BB and IP the same as DCN35

[Alex Hung]

From: Xi Liu <xi....@amd.com>

[WHY & HOW]
DCN351 and DCN35 should use the same bounding box and IP settings.

Cc: Mario Limonciello <mario.limoncie...@amd.com>
Cc: Alex Deucher <alexander.deuc...@amd.com>
Cc: sta...@vger.kernel.org
Reviewed-by: Jun Lei <jun....@amd.com>
Acked-by: Alex Hung <alex.h...@amd.com>
Signed-off-by: Xi Liu <xi....@amd.com>
---
 .../gpu/drm/amd/display/dc/dml2/dml2_translation_helper.c   | 6 +-----
 1 file changed, 1 insertion(+), 5 deletions(-)

diff --git a/drivers/gpu/drm/amd/display/dc/dml2/dml2_translation_helper.c 
b/drivers/gpu/drm/amd/display/dc/dml2/dml2_translation_helper.c
index 17a58f41fc6a..a20f28a5d2e7 100644
--- a/drivers/gpu/drm/amd/display/dc/dml2/dml2_translation_helper.c
+++ b/drivers/gpu/drm/amd/display/dc/dml2/dml2_translation_helper.c
@@ -228,17 +228,13 @@ void dml2_init_socbb_params(struct dml2_context *dml2, 
const struct dc *in_dc, s
                break;
 
        case dml_project_dcn35:
+       case dml_project_dcn351:
                out->num_chans = 4;
                out->round_trip_ping_latency_dcfclk_cycles = 106;
                out->smn_latency_us = 2;
                out->dispclk_dppclk_vco_speed_mhz = 3600;
                break;
 
-       case dml_project_dcn351:
-               out->num_chans = 16;
-               out->round_trip_ping_latency_dcfclk_cycles = 1100;
-               out->smn_latency_us = 2;
-               break;
        }
        /* ---Overrides if available--- */
        if (dml2->config.bbox_overrides.dram_num_chan)
-- 
2.34.1