From: Martin Leung <martin.le...@amd.com>
[why]
when resetting pipes from 480p to dual-pipe 8k, modulo reg write for
video optimized rate updated one pipe without changing the other, causing
sync error
[how]
removed code from dcn2
Signed-off-by: Martin Leung <martin.le...@amd.com>
Reviewed-by: Jun Lei <jun....@amd.com>
Acked-by: Leo Li <sunpeng...@amd.com>
Signed-off-by: Alex Deucher <alexander.deuc...@amd.com>
---
.../drm/amd/display/dc/dce/dce_clock_source.c | 28 -------------------
1 file changed, 28 deletions(-)
diff --git a/drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.c
b/drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.c
index bf8cfd9b3e8f..c72aed35f4db 100644
--- a/drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.c
+++ b/drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.c
@@ -1046,41 +1046,13 @@ static const struct pixel_rate_range_table_entry
video_optimized_pixel_rates[] =
{108100, 108110, 108000, 1001, 1000},//108Mhz
};
-static const struct pixel_rate_range_table_entry
*look_up_in_video_optimized_rate_tlb(
- unsigned int pixel_rate_khz)
-{
- int i;
-
- for (i = 0; i < NUM_ELEMENTS(video_optimized_pixel_rates); i++) {
- const struct pixel_rate_range_table_entry *e =
&video_optimized_pixel_rates[i];
-
- if (e->range_min_khz <= pixel_rate_khz && pixel_rate_khz <=
e->range_max_khz) {
- return e;
- }
- }
-
- return NULL;
-}
-
static bool dcn20_program_pix_clk(
struct clock_source *clock_source,
struct pixel_clk_params *pix_clk_params,
struct pll_settings *pll_settings)
{
- struct dce110_clk_src *clk_src = TO_DCE110_CLK_SRC(clock_source);
- unsigned int inst = pix_clk_params->controller_id - CONTROLLER_ID_D0;
- unsigned int dp_dto_ref_khz =
clock_source->ctx->dc->clk_mgr->dprefclk_khz;
- const struct pixel_rate_range_table_entry *e =
-
look_up_in_video_optimized_rate_tlb(pll_settings->actual_pix_clk_100hz / 10);
-
dce112_program_pix_clk(clock_source, pix_clk_params, pll_settings);
- if (e) {
- /* Set DTO values: phase = target clock, modulo = reference
clock */
- REG_WRITE(PHASE[inst], e->target_pixel_rate_khz *
e->mult_factor);
- REG_WRITE(MODULO[inst], dp_dto_ref_khz * e->div_factor);
- }
-
return true;
}
--
2.20.1
_______________________________________________
amd-gfx mailing list
amd-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/amd-gfx
