> On Dec 16, 2018, at 10:49 PM, Rod G8DGR via cctech <cctech@classiccmp.org> > wrote: > > > I’m trying to make a look and feel reproduction PDP-8/e. > So the memory characteristics need to be as close as possible. > > An original ( and I do have one) and the copy when placed side by side > should run in sync. > When executing he same code – What code I couldn’t care. > > Rod All you need for that to be true is to use the same bus timing as the original. What happens behind the scenes is unimportant. At LCM while restoring their CDC 6500 they built replacement memory modules, which actually mimic not just core memory cycle timing but also core memory waveforms -- which took some fiddling with pulse transformers. But behind the interface logic there's simple modern memory, probably SRAM, I forgot. paul
- RE: Core memory emulator using non volatile ra... Rod G8DGR via cctech
- Re: Core memory emulator using non volati... Jon Elson via cctech
- RE: Core memory emulator using non vo... Rod G8DGR via cctech
- Re: Core memory emulator using non volatile ra... Guy Sotomayor Jr via cctech
- Re: Core memory emulator using non volatile ra... ED SHARPE via cctech
- Re: Core memory emulator using non volatile ra... allison via cctech
- Re: Core memory emulator using non volati... ben via cctech
- Re: Core memory emulator using non vo... allison via cctech
- Re: Core memory emulator using non vo... ED SHARPE via cctech
- RE: Core memory emulator using non vo... Rod G8DGR via cctech
- Re: Core memory emulator using no... Paul Koning via cctech
- Re: Core memory emulator using non volatile ra... allison via cctech
- Re: Core memory emulator using non volati... Guy Sotomayor Jr via cctech