This revision was automatically updated to reflect the committed changes.
Closed by commit rGde6cd3e836e1: [WebAssembly] Add SIMD integer abs builtins
(authored by tlively).
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D76538/new/
https://reviews.ll
tlively created this revision.
tlively added a reviewer: aheejin.
Herald added subscribers: cfe-commits, sunfish, jgravelle-google, sbc100,
dschuff.
Herald added a project: clang.
Since the conditional operator cannot be used with vector conditions
in C, we need a builtin to be able to express th
