Am Dienstag, 22. Januar 2008 00:48:30 schrieben Sie:
On 21.01.2008 17:15, Harald Gutmann wrote:
Hello!
As in the thread Re: [coreboot] SST25VF016B (2MB) flash on m57sli
(IT8716F) there was added support for writing/reading lager SPI chips
than 512kB i had a look on the current flashrom
Am Dienstag, 22. Januar 2008 01:09:09 schrieben Sie:
Harald: This patch should fix your problems writing to the chip. Use
either patch -l or remove the // before
//while (generic_spi_read_status_register() JEDEC_RDSR_BIT_WIP)
I've updated my flashrom tree to revision 3068 and commented that
On Mon, Jan 21, 2008 at 04:01:57PM -0700, Marc Jones wrote:
-/* smbus functions */
-int smbus_read_byte(unsigned device, unsigned address);
hmm. So where does the prototype live then?
There's include/device/smbus.h with
int smbus_read_byte(struct device *dev, u8 addr);
and also
Hi Marc,
On Jan 22, 2008 1:21 AM, Marc Jones [EMAIL PROTECTED] wrote:
The 690/600 support should be available in the first half of this year.
We moved it out a few months to bring in the Barcelona support.
I don't have specific dates but we will announce the code to the list as
soon as it is
On 22.01.2008 12:08, Harald Gutmann wrote:
Am Dienstag, 22. Januar 2008 01:09:09 schrieben Sie:
Harald: This patch should fix your problems writing to the chip. Use
either patch -l or remove the // before
//while (generic_spi_read_status_register() JEDEC_RDSR_BIT_WIP)
I've updated
Am Dienstag, 22. Januar 2008 15:59:28 schrieb Carl-Daniel Hailfinger:
Flashrom did not use the read function for verifying, it used direct memory
access instead. That fails if the flash chip is not mapped completely.
If the read function is set in struct flashchip, use it for verification
as
On 19.01.2008 07:35, ron minnich wrote:
On Jan 18, 2008 4:27 PM, Carl-Daniel Hailfinger
[EMAIL PROTECTED] wrote:
Is this same situation as before or is it worse? If it is worse, please
try to fix before you commit.
The fix is going to be a bit harder, so I am committing this now.
Author: hailfinger
Date: 2008-01-22 16:19:01 +0100 (Tue, 22 Jan 2008)
New Revision: 3070
Modified:
trunk/util/flashrom/flashrom.c
Log:
Flashrom did not use the read function for verifying, it used direct memory
access instead. That fails if the flash chip is not mapped completely.
If the read
Author: hailfinger
Date: 2008-01-22 16:19:01 +0100 (Tue, 22 Jan 2008)
New Revision: 3070
Modified:
trunk/util/flashrom/flashrom.c
Log:
Flashrom did not use the read function for verifying, it used direct memory
access instead. That fails if the flash chip is not mapped completely.
If the read
Here is just a little and simple patch to get the MX25L3205D working.
I've tested and verified the chip myself, and it seems to work everything like
supposted, since Carl has patched flashrom to use the read funktion on
verifying.
benchvice flashrom # ./flashrom -m gigabyte:m57sli -v test.4mb
On 22.01.2008 16:10, Harald Gutmann wrote:
Am Dienstag, 22. Januar 2008 15:59:28 schrieb Carl-Daniel Hailfinger:
Flashrom did not use the read function for verifying, it used direct memory
access instead. That fails if the flash chip is not mapped completely.
If the read function is set in
On Tue, Jan 22, 2008 at 03:59:28PM +0100, Carl-Daniel Hailfinger wrote:
Flashrom did not use the read function for verifying, it used direct memory
access instead. That fails if the flash chip is not mapped completely.
If the read function is set in struct flashchip, use it for verification
as
On 22.01.2008 16:34, Harald Gutmann wrote:
Here is just a little and simple patch to get the MX25L3205D working.
I've tested and verified the chip myself, and it seems to work everything
like
supposted, since Carl has patched flashrom to use the read funktion on
verifying.
benchvice
On 22.01.2008 16:59, Uwe Hermann wrote:
On Tue, Jan 22, 2008 at 03:59:28PM +0100, Carl-Daniel Hailfinger wrote:
Flashrom did not use the read function for verifying, it used direct memory
access instead. That fails if the flash chip is not mapped completely.
If the read function is set in
Ron?
On 10.01.2008 13:32, Carl-Daniel Hailfinger wrote:
Btw, the block lock bits are all set, so even if you manage to convince
the SPI translation to map more than 512 KByte and even if you use
enable LPC-to-SPI writes, you will still flash nothing. Try this for
better lock bit printing:
On 22.01.2008 16:47, Marc Karasek wrote:
Been away for the weekend. Sun was closed on Monday.
Signed of by Marc Karasek [EMAIL PROTECTED]
Carl-Daniel Hailfinger wrote:
On 09.01.2008 16:13, Marc Karasek wrote:
Attached is the latest.
It uses -ge instead of == or . This
Author: hailfinger
Date: 2008-01-22 17:09:36 +0100 (Tue, 22 Jan 2008)
New Revision: 3073
Modified:
trunk/coreboot-v2/src/config/Config.lb
trunk/coreboot-v2/targets/buildtarget
Log:
Use --build-id=none as linker flags if build-id is supported.
That fixes a compilation failure.
On Tue, Jan 22, 2008 at 10:17:23PM +0800, bxshi wrote:
when I check out the code by : svn co
https://coreboot.org/svn/trunk/coreboot-v2
it begin to download,
..
Acoreboot-v2/util/resetcf
Acoreboot-v2/util/resetcf/resetcf.c
Acoreboot-v2/util/buildrom
A
Author: hailfinger
Date: 2008-01-22 17:03:19 +0100 (Tue, 22 Jan 2008)
New Revision: 3072
Modified:
trunk/util/flashrom/flashchips.c
Log:
Here is just a little and simple patch to get the MX25L3205D working.
I've tested and verified the chip myself, and it seems to work
everything like
On 21.01.2008 17:42, Ed Swierk wrote:
On Dec 27, 2007 4:25 PM, Carl-Daniel Hailfinger
[EMAIL PROTECTED] wrote:
I'm currently reviewing the rest of the patch. Looks nice so far.
There's no urgency, but I'm wondering if there's anything I can do to help.
I'm sorry, but I'm
Darmawan Salihun wrote:
Hi Marc,
On Jan 22, 2008 1:21 AM, Marc Jones [EMAIL PROTECTED] wrote:
The 690/600 support should be available in the first half of this year.
We moved it out a few months to bring in the Barcelona support.
I don't have specific dates but we will announce the code
On Jan 22, 2008 8:27 AM, Carl-Daniel Hailfinger
[EMAIL PROTECTED] wrote:
Ron?
See my other note, this works but verify did not, which I think you
also just fixed.
The board still does not boot or even POST for me. I am wishing I had
some 512kB parts.
ron
--
coreboot mailing list
Carl-Daniel Hailfinger wrote:
Harald: This patch should fix your problems writing to the chip. Use
either patch -l or remove the // before
//while (generic_spi_read_status_register() JEDEC_RDSR_BIT_WIP)
Ronald: I need an ack to commit this.
On 20.01.2008 11:59, Ronald Hoogenboom wrote:
Coreboot v3 refuses to initialize the VGA in QEMU because the PCI device
ID's are mismatched.
It turns out that the header has been overwritten by a copyright string, so
that v3 is following a bad pointer into the ROM looking for the PCI device
IDs and not finding it. Coreboot v2 still
On Tue, Jan 22, 2008 at 04:19:11PM +0100, Carl-Daniel Hailfinger wrote:
I am thinking of something like this:
id=pci,somevendorname,somedevicename;
Makes sense if the coreboot code itself does not have to perform
any string parsing.
Small thing; I would prefer something else than a comma
On Jan 22, 2008 10:20 AM, Carl-Daniel Hailfinger
[EMAIL PROTECTED] wrote:
I'd say we refuse to execute the ROM in v3. If the ROM is broken, we
have no way to determine how broken it is. Unconditional execution may
prevent booting the machine, thereby forcing an out-of-system flash of
coreboot
On Jan 22, 2008 10:46 AM, Peter Stuge [EMAIL PROTECTED] wrote:
Small thing; I would prefer something else than a comma after the
type, so that it is separated from the real information. Maybe:
id=pci:vendor,device;
I think that would make the syntax much more clear.
Thats fine with me, it
brand new shuttle box
phoenix-award bios
keyboard error or no keyboard present
Press F1 to continue
It's just too funny. Imagine a beowulf of these!
ron
--
coreboot mailing list
coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
On Tue, Jan 22, 2008 at 10:29:17AM +0100, [EMAIL PROTECTED] wrote:
I own a VIA EPIA EN15000 Motherboard
..
Is there a chance to get my board working ?
Some, if you have time to hack a bit.
Can anybody tell me what to do ?
Corey Osgood has posted a C7/CN700 patch to the list. It has been
On Tue, Jan 22, 2008 at 09:43:35PM +0100, Patrick Georgi wrote:
This patch adds a new record type for lbtable to provide information
about a serial port. If a port is defined in the board configuration,
add it to lbtable.
Signed-off-by: Patrick Georgi [EMAIL PROTECTED]
Acked-by: Peter Stuge
Don't try to register for the hotel just yet, as we are getting the
conf. rate extended to april 6.
But if people could start registering it would help us a great deal
with arrangements.
Also, potential sponsors, please contact me if you can help support
this meeting.
If you can buy a six-pack
OK, with 3073, something went worse.
Last night, I was flashing just fine. As of today, it's not id'ing it
and it is reading 0xff back for that pass. I am attaching a failed
(first) and successfull on the 4mbit part (second half) of the file.
I'm trying to get to the point of trying to figure
32 matches
Mail list logo
