Author: svens
Date: Mon Feb 21 10:39:17 2011
New Revision: 6374
URL: https://tracker.coreboot.org/trac/coreboot/changeset/6374
Log:
[i945] Add SPD adress mapping
The current code works only with dual channel if Channel 0 uses SPD address
0x50/0x51, while the second channel has to use 0x52/0x53.
Sven Schnelle sv...@stackframe.org writes:
Hi Patrick,
thanks for you reply. I've attached a new patch which addresses
those issues.
[..]
r6374 in svn.
Sven.
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
On Mon 21/02/11 03:58 , Stefan Reinauer stefan.reina...@coreboot.org wrote:
On 2/19/11 12:45 PM, xdrudis wrote:
On Fri, Feb 18, 2011 at 10:19:31AM -0500, Ward Vandewege wrote:
Hi Xavi,
On Wed, Feb 16, 2011 at 02:45:02PM +0100, Xavi Drudis Ferran
wrote:
Should I send a patch
I've suggested it and got 2 expressions of interest and negative
reaction, so I did it.
Sorry, I meant and no negative reaction.
I'd just add that it's just an option, and I've made the default to update
microcode,
liek it did before, so it has no effect unless you explicity unselect it.
On Sat, Feb 19, 2011 at 06:26:30PM -0500, jarray52 jarray52 wrote:
Hi,
My HP Proliant dl145 g3 with Coreboot Bios and SeaBIOS payload cannot read
my hard disk. Here is the serial console output.
http://coreboot.pastebin.com/HYee3u0t
For easy reference, here is the coreboot page on the
Ticket
Owner
Status
Description
#174 ste...@coresystems.de new Unable to boot from qemu-kvm -- seems to be a cbfs problem
#170 ste...@coresystems.de new Need coreboot for ASUS P4PE_X/SE
#169 ste...@coresystems.de
On 02/21/2011 03:53 PM, Kevin O'Connor wrote:
On Sat, Feb 19, 2011 at 06:26:30PM -0500, jarray52 jarray52 wrote:
Hi,
My HP Proliant dl145 g3 with Coreboot Bios and SeaBIOS payload cannot read
my hard disk. Here is the serial console output.
http://coreboot.pastebin.com/HYee3u0t
For easy
Hello all,
Is there any activities to support coreboot for AMD G34 motherboards?
Best regards,
Alexander
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
-Original Message-
From: coreboot-boun...@coreboot.org [mailto:coreboot-boun...@coreboot.org] On
Behalf Of Alexandr Frolov
Sent: Monday, February 21, 2011 11:07 AM
To: coreboot@coreboot.org
Subject: [coreboot] coreboot on amd g34 platforms
]Hello all,
]
]Is there any activities to
On 02/21/2011 07:07 PM, Alexandr Frolov wrote:
Hello all,
Is there any activities to support coreboot for AMD G34 motherboards?
Not that I know of, but the chipset should be theoretically supported.
You'd have to check the source tree and the datasheet to see if the PCI
IDs match.
I know
On Mon, Feb 21, 2011 at 06:16:55PM +0200, Alex G. wrote:
On 02/21/2011 03:53 PM, Kevin O'Connor wrote:
The log shows SeaBIOS found an ATA controller, but did not find any
drives attached to the controller. It did not find an option rom on
any cards - so no scsi option rom was run.
He
On Mon, Feb 21, 2011 at 09:19:08PM +0200, Alex G. wrote:
On 02/21/2011 09:01 PM, Kevin O'Connor wrote:
On Mon, Feb 21, 2011 at 06:16:55PM +0200, Alex G. wrote:
On 02/21/2011 03:53 PM, Kevin O'Connor wrote:
The log shows SeaBIOS found an ATA controller, but did not find any
drives attached
On 02/21/2011 09:01 PM, Kevin O'Connor wrote:
On Mon, Feb 21, 2011 at 06:16:55PM +0200, Alex G. wrote:
On 02/21/2011 03:53 PM, Kevin O'Connor wrote:
The log shows SeaBIOS found an ATA controller, but did not find any
drives attached to the controller. It did not find an option rom on
any
Hi Jay,
I'm CC'ing the list.
On Mon, Feb 21, 2011 at 05:22:19PM -0500, jarray52 jarray52 wrote:
Hi Kevin,
Here is the output of lspci -vvv.
http://coreboot.pastebin.com/PxF6JdKT
Currently, there is one SATA hard disk attached to an on board SATA
connector. The machine does not have
On 02/22/2011 01:45 AM, Kevin O'Connor wrote:
Thanks. The lspci shows:
01:0e.0 RAID bus controller: Broadcom BCM5785 [HT1000] SATA (Native SATA
Mode) (prog-if 05)
So, the device doesn't use a standard class code. Does anyone know if
it accepts standard ATA or AHCI commands? If so,
Xavi Drudis Ferran wrote:
Does everyone prefer to have it not include update_microcode.c and
change romstage.c in those boards that call update_microcode(...) ?
At least I like this better. It makes it clear what effect this
option has for mainboard code.
//Peter
--
coreboot mailing list:
This is all a bit fuzzy now, but this is what I recall: The HT1000
SATA controller can also be configured as a PATA/IDE device. It will
show up as 024B instead of 024A when it is configured that way:
http://pci-ids.ucw.cz/read/PC/1166/024b
The mechanism to do the switch is in the HT1000
17 matches
Mail list logo
