Am 25.03.2011 16:59, schrieb Marc Jones:
> I have not used QEMU myself, but fthe wiki shows that you need to copy
> the coreboot.rom to bios.bin in the qemu directory. You also need to
> edit the drive image to have the grub menu.lst that filo expects to
> find. I think that the location is importa
On Fri, Mar 25, 2011 at 4:24 AM, Prakash Punnoor wrote:
> So nobody is interested in the patch?
>
> On Friday 11 March 2011 11:28:54 Prakash Punnoor wrote:
>
>> Hi,
>
>>
>
>> I noticed some registers of Winbond W83627DHG, which the datasheet
>
>> mentions, were not dumped by superiotool. This patc
Author: mjones
Date: Fri Mar 25 17:54:38 2011
New Revision: 6460
URL: https://tracker.coreboot.org/trac/coreboot/changeset/6460
Log:
I noticed some registers of Winbond W83627DHG, which the datasheet mentions,
were not dumped by superiotool. This patch adds those registers to the dump.
Signed-o
On Wed, Mar 23, 2011 at 1:14 AM, Bao, Zheng wrote:
> Add support for Supermicro H8scm.
> It is AMD C32 + SR5650 + SP5100.
>
> Signed-off-by: Zheng Bao
Zheng,
Please do an svn copy from the the starting mainboard and then apply
the changes of this patch. This helps keep the history. Let me know i
On Wed, Mar 23, 2011 at 1:09 AM, Bao, Zheng wrote:
> This is for board Supermicro H8scm. The code was done by existing chips
> and
> superiotool.
>
> WPCM450 is more like an EC. SuperIO is just a part of multi-features.
>
> Signed-off-by: Zheng Bao
>
>
Acked-by: Marc Jones
--
http://se-eng.c
On Wed, Mar 23, 2011 at 1:04 AM, Bao, Zheng wrote:
> Since the SB700 has changed to sb7xx_51xx, change legacy name in
> other mainboard.
>
> Signed-off-by: Zheng Bao
Acked-by: Marc Jones
--
http://se-eng.com
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/l
On Wed, Mar 23, 2011 at 1:02 AM, Bao, Zheng wrote:
>
Acked-by: Marc Jones
--
http://se-eng.com
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
On Wed, Mar 23, 2011 at 12:59 AM, Bao, Zheng wrote:
> SP5100's code is based on SB700. Change the legacy sb700 of sb7xx_51xx.
>
> Signed-off-by: Zheng Bao
Zheng,
Please make sure that you check in the sp5100/sb700 patches as a
single commit so that it doesn't break the build for sb700 platforms
On Wed, Mar 23, 2011 at 12:56 AM, Bao, Zheng wrote:
> Add AMD SR56x0 support.
>
> Signed-off-by: Zheng Bao
>
Acked-by: Marc Jones
--
http://se-eng.com
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
>> > Signed-off-by: Zheng Bao
Acked-by: Marc Jones
On Thu, Mar 24, 2011 at 9:22 PM, Bao, Zheng wrote:
> Sorry. I missed some files to diff. Resent it.
>
> Zheng
>
>> -Original Message-
>> From: Marc Jones [mailto:marcj...@gmail.com]
>> Sent: Friday, March 25, 2011 9:18 AM
>> To: Bao, Z
On Fri, Mar 25, 2011 at 2:26 AM, pron...@gmail.com wrote:
> <--This is the complete mail, sorry for the incomplete mail
> before ->
>
> Hello, I am new to coreboot and I've been using this tutorial as guidance:
> http://www.coreboot.org/QEMU_Build_Tutorial
> I've had help from
On Fri, Mar 25, 2011 at 8:46 AM, Alex G. wrote:
> I'm seeing people on IRC hit this:
>
> !! Resource didn't fit !!
> aligned base 400 size 8 limit 200
> 407 needs to be <= 200 (limit)
> PCI: 00:07.0 18 * [0x2868 - 0x286f] io
> PCI: 00:07.0 18 * [0x2868 - 0x286f] io
>
> What does it mean? W
I'm seeing people on IRC hit this:
!! Resource didn't fit !!
aligned base 400 size 8 limit 200
407 needs to be <= 200 (limit)
PCI: 00:07.0 18 * [0x2868 - 0x286f] io
PCI: 00:07.0 18 * [0x2868 - 0x286f] io
What does it mean? What are the implications? Is this a bug, something fixable?
H
So nobody is interested in the patch?
On Friday 11 March 2011 11:28:54 Prakash Punnoor wrote:
> Hi,
>
> I noticed some registers of Winbond W83627DHG, which the datasheet
> mentions, were not dumped by superiotool. This patch adds those registers
> to the dump.
>
> Signed-off-by: Prakash Punnoor
Right now, the default options in Kconfig are to pull SeaBIOS stable,
AND enable option ROM execution. This leaves people with a system that
has option ROMs executing twice. As you might have imagined, this
results in undefined behavior. Some people are lucky and their systems
still run, while oth
Hello, I am new to coreboot and I've been using this tutorial as guidance:
http://www.coreboot.org/QEMU_Build_Tutorial
I've had help from the IRC channel as well and I think it will be a good
idea to get help here as well:
here's the log of what I've done:
1. downloaded qemu coreboot filo libpay
<--This is the complete mail, sorry for the incomplete mail
before ->
Hello, I am new to coreboot and I've been using this tutorial as guidance:
http://www.coreboot.org/QEMU_Build_Tutorial
I've had help from the IRC channel as well and I think it will be a good
idea to get he
17 matches
Mail list logo
