I am incredibly sad that TALOS has not gotten the required cash flow,
short of a miracle in the next few days.
The coreboot project is pretty much dead in the water without it, the
only real choices for further development are either super low power
crappy ARM devices or always going to be
On 12/09/2016 09:51 AM, Timothy Pearson wrote:
-BEGIN PGP SIGNED MESSAGE-
Hash: SHA1
On 12/08/2016 11:20 PM,taii...@gmx.com wrote:
I am wondering as to:
* Why 6274 cpu refuses to turbo to the second turbo state with half of
the cores in use (it stops around 100mhz before the first
-BEGIN PGP SIGNED MESSAGE-
Hash: SHA1
On 12/11/2016 03:48 PM, Paul Menzel via coreboot wrote:
> Dear coreboot folks,
>
>
> Several devices using the Intel 945 chipset copied code for PCI reset,
> costing 200 ms of boot time.
>
> ```
> /* Force PCIRST# */
>
Dear coreboot folks,
Several devices using the Intel 945 chipset copied code for PCI reset,
costing 200 ms of boot time.
```
/* Force PCIRST# */
pci_write_config16(PCI_DEV(0, 0x1e, 0), BCTRL, SBR);
udelay(200 * 1000);
pci_write_config16(PCI_DEV(0, 0x1e, 0),
4 matches
Mail list logo