Dear Daniel and Timothy,
I hope you don't mind me coming into the middle of your conversation and
taking this offline.
See below for comments...
On 05/11/2018 21:45, Timothy Pearson wrote:
> On 11/05/2018 03:44 PM, Daniel Gröber wrote:
>> Yeah, sure. I'm just making these to scratch my own itch
-BEGIN PGP SIGNED MESSAGE-
Hash: SHA256
On 11/07/2018 01:56 PM, kinky_nekoboi wrote:
> sounds promissing i will give it a deeper look later.
> this makes the SNB/IVY platform much more attractive to me.
> thx for the information.
Be aware there's still an Intel ME requirement for those pl
Jamie via coreboot wrote:
> When building coreboot is the rookie guide for noobies and the rest
> of the docs for advanced users.
I don't know what you expect.
coreboot is an open source project, the documentation varies.
What you need to learn depends on what you want to accomplish.
I suggest
sounds promissing i will give it a deeper look later.
this makes the SNB/IVY platform much more attractive to me.
thx for the information.
Am 7. November 2018 20:10:58 MEZ schrieb Angel Pons :
>Hello nekoboi,
>
>On Wed, Nov 7, 2018 at 7:53 PM Kinky Nekoboi
> wrote:
>>
>> Did not know it that there
Hi guys question for you. When building coreboot is the rookie guide for
noobies and the rest of the docs for advanced users.
--
Sent from my Android device with K-9 Mail. Please excuse my brevity.--
coreboot mailing list: coreboot@coreboot.org
https://mail.coreboot.org/mailman/listinfo/coreboo
Hello nekoboi,
On Wed, Nov 7, 2018 at 7:53 PM Kinky Nekoboi
wrote:
>
> Did not know it that there is a replacement for FSP.
>
> Was it Reserve-engineered? i just recently build a working rom for my
> W520 with the afford to reduce as much blobs as possible. shined me and
> stuff.
>
> is there any
Did not know it that there is a replacement for FSP.
Was it Reserve-engineered? i just recently build a working rom for my
W520 with the afford to reduce as much blobs as possible. shined me and
stuff.
is there any way to find out if my rom was build without FSP ? with
cbfstool or something?
gre
Hello,
Currently board_status only lists the main variant for each board,
which means boards with variants (which may be somewhat different) are
not listed there.
On Wed, Nov 7, 2018 at 5:39 PM kinky_nekoboi
wrote:
>
> as far as i know it uses xen? so you need AMD-V or Intel VT-x + VT-d
> i thin
kinda... the wiki and the supported board lists are maintained by devs
in their freetime i guess so it is not always 100% up to date.
u can see all target board currently supported (more or less ) in the
nconfig build menu while compieling coreboot.
Am 07.11.18 um 17:37 schrieb J Clamp:
>
> I al
1. Can you make sure right microcode based on the CPUID is added. This is
must. Based on CPUID(I guess 506cX for APL), you can locate them at
3rdparty/blobs/..
Select CBFS GENERATE and specify CPU UCODE BINARIES path.
2. Can you provide complete log and config(after adding microcode into
cbfs) if
as far as i know it uses xen? so you need AMD-V or Intel VT-x + VT-d
i think and sandy/ivy bridge platform with fsp blob would fit this needs best
there is the asus maximus ... and there is the T520 with a vpro cpu with feeds
this needs best i guess
Am 7. November 2018 17:33:40 MEZ schrieb J Clam
Hi J.Clamp,
what kind of usecase to u have for your mainboard?
I use the G41m-es2l for my homeserver.
It supports core 2 quad CPUs and has 2 DDR2 slots.
Also it is usable without any nonfree blobs.
if u need something more powerful look for the ivy bridge boards or one that
does support the 15th
Hi all,
I am new to coreboot and was looking for a motherboard that would
support coreboot. I have checked and looked at this page but I don't
know if coreboot is supported on all of these motherboards or if only
certain motherboards support coreboot? Any help would be greatly
appreciated.
Here i
Hello!
I am trying to use LPC wire on my Intel Atom E3800 based board for
communication with my custom FPGA device. There is sja1000 CAN transivere
realized on this device. So I can work with this device by polling with no
problem. But for some strange reason, I don’t get interrupts from this
dev
On Wed, Nov 7, 2018 at 6:47 AM Antony AbeePrakash X V
wrote:
>
> Hi,
>
>
>
> We are developing coreboot (with Intel FSP) for apollo lake platform custom
> board. We are facing a hang issue during the SYS_RESET button press.
>
>
>
> Observations:
>
> With soft reset the board gets hang(occurs with
Hi Lance,
On 11/6/18 11:39 PM, Lance Zhao wrote:
> Yes, I believe we should let mainboard to select CAR implementation instead
> of force selection in soc Kconfig. I will suggest to remove that line.
having a `select` for the CAR implementation is not what I had in mind
but definitely something w
16 matches
Mail list logo