Snapshot gcc-4.5-20110519 is now available on
ftp://gcc.gnu.org/pub/gcc/snapshots/4.5-20110519/
and on various mirrors, see http://gcc.gnu.org/mirrors.html for details.
This snapshot has been generated from the GCC 4.5 SVN branch
with the following options: svn://gcc.gnu.org/svn/gcc/branches
Maybe GAS could recognize -fno-delayed-branch to selectively disable branch
slot filling?
Is there a list of optimizations performed by MIPS GAS listed somewhere?
It would be nice if these could be selectively enabled.
Toshi
--- On Thu, 5/19/11, Richard Sandiford wrote:
> From: Richard Sandif
On Thu, 19 May 2011 09:52:11 -0500
Sebastian Pop wrote:
> On Thu, May 19, 2011 at 09:21, Basile Starynkevitch
> wrote:
> > I am coding a pass in MELT which should ideally transform some OpenCL things
> > into Gimple
>
> I think you mean Gimple to OpenCL.
Yes
> >
> > How should I find the indu
On May 19, 2011, at 6:41 AM, Paul Koning wrote:
>
> On May 19, 2011, at 3:32 AM, Richard Sandiford wrote:
>
>> Paul Koning writes:
>>> ...
>>
>>> 2. In the delay slot fill machinery (reorg.c), I don't see how a
>>> target can supply hooks to adjust the picking of one branch over
>>> another.
Try strtold() perhaps. It happily reads all the formats (15892938475,
1.5892938475E10 etc) you asked for.
If the significand part of the float is as large or larger than the
int type, then you can convert the result to an int type with no loss
of precision. 80 bit long double (common on x86) has
On 5/19/2011 1:14 PM, Diego Caballero wrote:
Hello,
sorry, this is my first mail and I don't know if I'm in the right place.
I get 10% lower performance due to an assemble instruction that seems
to be useless.
I have a lot of this blocks (exactly the sames) in my code:
callq 400a50
mo
Hello,
sorry, this is my first mail and I don't know if I'm in the right place.
I get 10% lower performance due to an assemble instruction that seems
to be useless.
I have a lot of this blocks (exactly the sames) in my code:
callq 400a50
movaps %xmm0,%xmm4
movss (%r15),%xmm0
movss
Hi Richard,
On Thu, May 19, 2011 at 5:53 PM, Richard Guenther
wrote:
> On Thu, May 19, 2011 at 5:49 PM, Feng LI wrote:
>> Hi,
>>
>> I'm trying to outline a function and move all basic-blocks in the function
>> to different child functions. Only left 1 newly created bb in the original
>> function
On Thu, May 19, 2011 at 5:49 PM, Feng LI wrote:
> Hi,
>
> I'm trying to outline a function and move all basic-blocks in the function
> to different child functions. Only left 1 newly created bb in the original
> function with newly inserted statements.
>
> But I got an ICE when gcc call remove_ssa
Hi,
I'm trying to outline a function and move all basic-blocks in the function
to different child functions. Only left 1 newly created bb in the original
function with newly inserted statements.
But I got an ICE when gcc call remove_ssa_form for the original function.
I debugged the code, it seem
On Thu, May 19, 2011 at 09:21, Basile Starynkevitch
wrote:
> I am coding a pass in MELT which should ideally transform some OpenCL things
> into Gimple
I think you mean Gimple to OpenCL.
> (yes, I do know that this has been done by Andrey Belevantset et
> al in their http://www.gccsummit.org/201
Hello
I am coding a pass in MELT which should ideally transform some OpenCL things
into Gimple (yes, I do know that this has been done by Andrey Belevantset et
al in their http://www.gccsummit.org/2010/view_abstract.php?content_key=15
paperat GCC Summit 2010).
That meltopengpu_detect pass is in t
On May 19, 2011, at 3:32 AM, Richard Sandiford wrote:
> Paul Koning writes:
>> ...
>
>> 2. In the delay slot fill machinery (reorg.c), I don't see how a
>> target can supply hooks to adjust the picking of one branch over
>> another. In other words, if the architecture has branch-likely that
>>
Toshi Morita writes:
> There's a problem where compiling code with -fno-delayed-branch still
> fills branch delay slots.
> [...]
> The problem appears to be caused with GNU AS. It now has the
> capability to reorder instructions, and there is no ".set noreorder"
> emitted by the compiler, so the a
Paul Koning writes:
> It looks like the machinery that picks MIPS branch-likely instructions
> (on processors that don't object to them) is driven purely by their
> delay slot annul properties and not at all by branch probability.
Unfortunately, reorg.c is very old code that is effectively in dee
15 matches
Mail list logo
