[m5-dev] scons weirdness

2009-02-24 Thread Gabe Black
I mentioned this earlier, but scons and regressions are misbehaving, and it's making updating the regressions very annoying. If a run is canceled halfway, scons now assumes it actually finished and was just wrong. I have to go and manually delete the old, incomplete run before it's willing to

[m5-dev] Cron m5t...@zizzer /z/m5/regression/do-regression quick

2009-02-24 Thread Cron Daemon
* do-regression: qsub timed out, retrying locally See /z/m5/regression/regress-2009-02-24-03:00:01 for details. ___ m5-dev mailing list m5-dev@m5sim.org http://m5sim.org/mailman/listinfo/m5-dev

Re: [m5-dev] scons weirdness

2009-02-24 Thread Gabe Black
This is what scons is doing when it's recompiling unnecessarily: makeDefinesPyFile([build/X86_SE/python/m5/defines.py], [{'ALPHA_TLASER': False, 'FAST_ALLOC_STATS': False, 'FAST_ALLOC_DEBUG': False, 'USE_CHECKER': False, 'SS_COMPATIBLE_FP': False, 'NO_FAST_ALLOC': False, 'USE_FENV': True,

Re: [m5-dev] scons weirdness

2009-02-24 Thread nathan binkert
I've noticed that that command runs frequently when unnecessary, but I'm surprised that it causes a problem. Are you pushing and popping patches? Now that we're putting the repository version into the binary, when you push and pop, this changes. I have noticed that this runs sometimes even if

[m5-dev] Multiprocessor SPARC_FS

2009-02-24 Thread nathan binkert
[Polina- We should really have these conversations on the list so everyone can benefit from them and to give others the chance to respond] Hi Nate, I am trying to get SPARC_FS to run. I am trying to run two processors and what I have so far is the following: Processor 0 gets activated and

Re: [m5-dev] [PATCH 1 of 5] CPU: Get rid of translate... functions from various interface classes

2009-02-24 Thread Gabe Black
nathan binkert wrote: diff --git a/src/arch/x86/isa/microops/ldstop.isa b/src/arch/x86/isa/microops/ldstop.isa --- a/src/arch/x86/isa/microops/ldstop.isa +++ b/src/arch/x86/isa/microops/ldstop.isa @@ -454,7 +454,7 @@ Mem = Data; Base = merge(Base, EA - SegBase,

Re: [m5-dev] changeset in m5: events: Make trace events happen at the right p...

2009-02-24 Thread Ali Saidi
This changeset broke tracing that starts at a tick other than 0. command line: ./build/ALPHA_FS/m5.opt --trace-flags=Exec --trace- start=4 configs/example/fs.py Traceback (most recent call last): File string, line 1, in module File /tmp/m5/src/python/m5/main.py, line 315, in main e =

Re: [m5-dev] changeset in m5: events: Make trace events happen at the right p...

2009-02-24 Thread nathan binkert
Sorry. It should be event.Event... Does that fix it? On Tue, Feb 24, 2009 at 10:27 PM, Ali Saidi sa...@umich.edu wrote: This changeset broke tracing that starts at a tick other than 0. command line: ./build/ALPHA_FS/m5.opt --trace-flags=Exec --trace- start=4 configs/example/fs.py Traceback

[m5-dev] Undelivered Mail Returned to Sender

2009-02-24 Thread Mail Delivery System
This is the mail system at host daystrom.m5sim.org. I'm sorry to have to inform you that your message could not be delivered to one or more recipients. It's attached below. For further assistance, please send mail to postmaster. If you do so, please include this problem report. You can delete