date:20171019

Re: [gem5-users] MOESI protocol study

2017-10-19 Thread Muhammad Avais

Dear Boris,
   Thanks for help.
Best Regards
Avais

On Fri, Oct 20, 2017 at 3:46 AM, Boris Shingarov 
wrote:

> Avais,
>
> I think the standard textbook is:
> Sorin, Hill, Wood: A Primer on Memory Consistency and Cache Coherence.
> Published by Morgan and Claypool.
>
> Boris
>
> -"gem5-users"  wrote: -
> To: gem5 users mailing list 
> From: Muhammad Avais
> Sent by: "gem5-users"
> Date: 10/19/2017 03:47AM
> Subject: [gem5-users] MOESI protocol study
>
>
> Dear All,
>
>I want to study the MOESI cache coherence protocol. Can
> anyone suggest some study material that can be useful in understanding
> MOESI protocol for cache coherence.
>
> Many Thanks
>
> Avais
> ___
> gem5-users mailing list
> gem5-users@gem5.org
> https://urldefense.proofpoint.com/v2/url?u=http-3A__m5sim.
> org_cgi-2Dbin_mailman_listinfo_gem5-2Dusers&d=DwIGaQ&c=
> sPZ6DeHLiehUHQWKIrsNwWp3t7snrE-az24ztT0w7Jc&r=
> ecC5uu6ubGhPt6qQ8xWcSQh1QUJ8B1-CG4B9kRM0nd4&m=b-
> JFVb5ZTQfKKqnUYnFIp40qfjWhxZKqK-xFT_w69ao&s=DelDLpIfd0Hptu8KaCOEkgRO7sVyTO
> idh6d1eido1p8&e=
>
> ___
> gem5-users mailing list
> gem5-users@gem5.org
> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
>
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

[gem5-users] Observing ReadReq in writeQueue

2017-10-19 Thread Prakhar Javre

Hey guys,
Could you please help me understand why writeQueue is having ReadReq
packets in it.  Debug statements -

===WRITE QUEUE===

2559455250: system.mem_ctrls: Write 10632576, command: ReadExReq,
ContextId: 1, MasterId: 18
2559455250: system.mem_ctrls: Write 1766829376, command: ReadReq,
ContextId: 0, MasterId: 14
2559455250: system.mem_ctrls: Write 10632640, command: ReadReq, ContextId:
0, MasterId: 14
2559455250: system.mem_ctrls: Write 1766829440, command: ReadResp,
ContextId: 0, MasterId: 14
2559455250: system.mem_ctrls: Write 10632704, command: ReadReq, ContextId:
0, MasterId: 14
2559455250: system.mem_ctrls: Write 10632768, command: WritebackDirty,
ContextId: -1, MasterId: 0
2559455250: system.mem_ctrls: Write 10632832, command: WritebackDirty,
ContextId: 0, MasterId: 14
*2559455250: system.mem_ctrls: Write 10632896, command: ReadReq, ContextId:
-1, MasterId: 0*
2559455250: system.mem_ctrls: Write 10632960, command: WritebackDirty,
ContextId: 0, MasterId: 14
2559455250: system.mem_ctrls: Write 10633024, command: WriteReq, ContextId:
0, MasterId: 14
2559455250: system.mem_ctrls: Write 1766910464, command: WritebackDirty,
ContextId: -1, MasterId: 0
2559455250: system.mem_ctrls: Write 1767165376, command: WritebackDirty,
ContextId: -1, MasterId: 0
2559455250: system.mem_ctrls: Write 1766735744, command: ReadReq,
ContextId: 0, MasterId: 14
2559455250: system.mem_ctrls: Write 1767165440, command: WriteReq,
ContextId: 0, MasterId: 14
2559455250: system.mem_ctrls: Write 10633152, command: ReadExReq,
ContextId: 1, MasterId: 18
2559455250: system.mem_ctrls: Write 1766829504, command: ReadReq,
ContextId: 0, MasterId: 14
2559455250: system.mem_ctrls: Write 1766735872, command: ReadExReq,
ContextId: 1, MasterId: 18
2559455250: system.mem_ctrls: Write 1766829568, command: WritebackDirty,
ContextId: -1, MasterId: 0
2559455250: system.mem_ctrls: Write 10633280, command: WritebackDirty,
ContextId: -1, MasterId: 0

I have modified printQs() function to print contextId and masterId as well.

Thanks,
Prakhar Jawre
IIT Kanpur
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] MOESI protocol study

2017-10-19 Thread Boris Shingarov

Avais,I think the standard textbook is:Sorin, Hill, Wood: A Primer on Memory Consistency and Cache Coherence.  Published by Morgan and Claypool.Boris-"gem5-users"  wrote: -To: gem5 users mailing list From: Muhammad Avais Sent by: "gem5-users" Date: 10/19/2017 03:47AMSubject: [gem5-users] MOESI protocol studyDear All,                   I want to study the MOESI cache coherence protocol. Can anyone suggest some study material that can be useful in understanding MOESI protocol for cache coherence.Many ThanksAvais
___gem5-users mailing listgem5-users@gem5.orghttps://urldefense.proofpoint.com/v2/url?u=http-3A__m5sim.org_cgi-2Dbin_mailman_listinfo_gem5-2Dusers&d=DwIGaQ&c=sPZ6DeHLiehUHQWKIrsNwWp3t7snrE-az24ztT0w7Jc&r=ecC5uu6ubGhPt6qQ8xWcSQh1QUJ8B1-CG4B9kRM0nd4&m=b-JFVb5ZTQfKKqnUYnFIp40qfjWhxZKqK-xFT_w69ao&s=DelDLpIfd0Hptu8KaCOEkgRO7sVyTOidh6d1eido1p8&e= 
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] [EXT] Re: ARM v8 KVM - GEM5

2017-10-19 Thread Paul Rosenfeld (prosenfeld)

I'm afraid I can't help you with this directly, but one idea might be to run 
your commands through 'strace' and see how gem5 is trying to access /dev/kvm 
and how the kernel is reacting to these accesses.


From: gem5-users [mailto:gem5-users-boun...@gem5.org] On Behalf Of Qureshi 
Yasir Mahmood
Sent: Thursday, October 19, 2017 12:24 PM
To: gem5 users mailing list 
Subject: [EXT] Re: [gem5-users] ARM v8 KVM - GEM5

Hi All,

Any idea why the ARM KVM model is not running in the following, please ? If I 
need to debug this, can someone suggest what debug flags should I be looking 
out for ?

Thank you

Regards
Yasir

From: gem5-users [mailto:gem5-users-boun...@gem5.org] On Behalf Of Qureshi 
Yasir Mahmood
Sent: 18 October 2017 16:07
To: gem5-users@gem5.org
Subject: [gem5-users] ARM v8 KVM - GEM5

Hi All,

I am trying to use the ARMv8 KVM CPU model in FS mode. My gem5 is compiled and 
running on Cavium ThunderX machine (ARMv8 architecture). When I run the 
following without any sudo,

./build/ARM/gem5.fast  --remote-gdb-port=0 -d kvzr/kvzr_base 
configs/example/fs.py --kernel=vmlinux --machine-type=VExpress_GEM5_V1 
--dtb-file=/home/epfl/gem5/system/arm/dt/armv8_gem5_v1_16cpu.dtb 
--disk-image=test_kvzr.img -n 16 --cpu-clock=2GHz --caches --l2cache 
--l1i_size=64kB --l1d_size=32kB --l1i_assoc=2 --l1d_assoc=2 --l2_size=16MB 
--l2_assoc=16 --mem-type=DDR4_2400_4x16 --mem-ranks=4 --mem-size=16GB 
--sys-clock=1600MHz --cpu-type=ArmV8KvmCPU

fatal: KVM: Failed to open /dev/kvm
Memory Usage: 87808 Kbytes

If I put a sudo just at the start of the command, the error is as follows

Global frequency set at 1 ticks per second
info: kernel located at: /home/epfl/full_system_images/binaries/vmlinux
warn: Highest ARM exception-level set to AArch32 but bootloader is for AArch64. 
Assuming you wanted these to match.
panic: KVM: Failed to create device (errno: 19)
Memory Usage: 17142380 KBytes
Program aborted at tick 0
--- BEGIN LIBC BACKTRACE ---
./build/ARM/gem5.fast(_Z15print_backtracev+0x38)[0x18f1498]
./build/ARM/gem5.fast(_Z12abortHandleri+0x5c)[0x18fe8d4]
[0x9b0ec510]
/lib/aarch64-linux-gnu/libc.so.6(gsignal+0x38)[0x9a7e94e8]
--- END LIBC BACKTRACE ---
Aborted

I ran kvm-ok, and the output was the following

INFO: /dev/kvm exists
KVM acceleration can be used

My host kernel version is 4.4 and the simulated kernel version is 4.3

Any ideas, why KVM CPU model is not running on for ARM FS ?

Regards
Yasir
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] ARM v8 KVM - GEM5

2017-10-19 Thread Qureshi Yasir Mahmood

Hi All,

Any idea why the ARM KVM model is not running in the following, please ? If I 
need to debug this, can someone suggest what debug flags should I be looking 
out for ?

Thank you

Regards
Yasir

From: gem5-users [mailto:gem5-users-boun...@gem5.org] On Behalf Of Qureshi 
Yasir Mahmood
Sent: 18 October 2017 16:07
To: gem5-users@gem5.org
Subject: [gem5-users] ARM v8 KVM - GEM5

Hi All,

I am trying to use the ARMv8 KVM CPU model in FS mode. My gem5 is compiled and 
running on Cavium ThunderX machine (ARMv8 architecture). When I run the 
following without any sudo,

./build/ARM/gem5.fast  --remote-gdb-port=0 -d kvzr/kvzr_base 
configs/example/fs.py --kernel=vmlinux --machine-type=VExpress_GEM5_V1 
--dtb-file=/home/epfl/gem5/system/arm/dt/armv8_gem5_v1_16cpu.dtb 
--disk-image=test_kvzr.img -n 16 --cpu-clock=2GHz --caches --l2cache 
--l1i_size=64kB --l1d_size=32kB --l1i_assoc=2 --l1d_assoc=2 --l2_size=16MB 
--l2_assoc=16 --mem-type=DDR4_2400_4x16 --mem-ranks=4 --mem-size=16GB 
--sys-clock=1600MHz --cpu-type=ArmV8KvmCPU

fatal: KVM: Failed to open /dev/kvm
Memory Usage: 87808 Kbytes

If I put a sudo just at the start of the command, the error is as follows

Global frequency set at 1 ticks per second
info: kernel located at: /home/epfl/full_system_images/binaries/vmlinux
warn: Highest ARM exception-level set to AArch32 but bootloader is for AArch64. 
Assuming you wanted these to match.
panic: KVM: Failed to create device (errno: 19)
Memory Usage: 17142380 KBytes
Program aborted at tick 0
--- BEGIN LIBC BACKTRACE ---
./build/ARM/gem5.fast(_Z15print_backtracev+0x38)[0x18f1498]
./build/ARM/gem5.fast(_Z12abortHandleri+0x5c)[0x18fe8d4]
[0x9b0ec510]
/lib/aarch64-linux-gnu/libc.so.6(gsignal+0x38)[0x9a7e94e8]
--- END LIBC BACKTRACE ---
Aborted

I ran kvm-ok, and the output was the following

INFO: /dev/kvm exists
KVM acceleration can be used

My host kernel version is 4.4 and the simulated kernel version is 4.3

Any ideas, why KVM CPU model is not running on for ARM FS ?

Regards
Yasir
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

[gem5-users] MOESI protocol study

2017-10-19 Thread Muhammad Avais

Dear All,

   I want to study the MOESI cache coherence protocol. Can
anyone suggest some study material that can be useful in understanding
MOESI protocol for cache coherence.

Many Thanks

Avais
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] MOESI protocol study

[gem5-users] Observing ReadReq in writeQueue

Re: [gem5-users] MOESI protocol study

Re: [gem5-users] [EXT] Re: ARM v8 KVM - GEM5

Re: [gem5-users] ARM v8 KVM - GEM5

[gem5-users] MOESI protocol study

6 matches

Site Navigation

Mail list logo

Footer information