Re: [gem5-users] Changing configuration between checkpoint and restore

2020-01-06 Thread Shehab Elsayed
Thanks, Ciro! This makes sense. So I guess one example for things that
shouldn't change between checkpointing and restoring is the number of cores
while the cache sizes should be OK to change.

On Mon, Jan 6, 2020 at 11:50 AM Ciro Santilli 
wrote:

> On Mon, Jan 6, 2020 at 4:09 PM Shehab Elsayed 
> wrote:
> >
> > Hello All,
> >
> > I was wondering which configuration parameters are safe to change
> between taking a checkpoint and restoring from the same checkpoint. For
> example, cache configuration, core configuration, number of LLC banks,
> number of cores, 
> >
> > Also, Is there a way to tell whether a configuration can be safely
> changed between checkpointing and restoring?
> >
>
> I'm not 100% sure, but I believe that in general things which are not
> architecturally visible can be switched safely.
>
> If it is visible, you have to be careful that the software might
> expect one state previously read, but now the hardware suddenly
> changed to a new one.
>
> Also note that cache sizes are not currently exposed to the guest:
>
> https://stackoverflow.com/questions/49008792/why-doesnt-the-linux-kernel-see-the-cache-sizes-in-the-gem5-emulator-in-full-sy
>
> > Thank you very much in advance.
> >
> > Best Regards,
> > Shehab
> > ___
> > gem5-users mailing list
> > gem5-users@gem5.org
> > http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
>
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] 回复: 回复: ask for help about simulate with noncherentcahe

2020-01-06 Thread Shougang Yuan
Hi, All,

Would you mind to share the details about using the NoncoherentCache. I
have the same issue about "panic: panic condition !from_cpu_side occurred:
Non-coherent cache received functional snoop request" when I use the
NoncoherentCache as the last level cache(L3 cache). I defined the L3 cache
as an instance of NoncoherentCache, and define the L3Bus similar to L2Xbar.
But I suffered the previous error and can not resolve it. Instead, I use
Cache for L3 and make my code work. But I am still wondering how you get
rid of this error.

Best regards.

Yuan

On Wed, Dec 25, 2019 at 5:38 AM Muhammad Aamir 
wrote:

> Hi yuan, would you please state how you were able to get rid of the 
> "Non-coherent
> cache received functional snoop request" error? As I would like to know as
> well.
>
> Thanks
>
> On Thu, 19 Dec 2019 at 12:58, 616653241 <616653...@qq.com> wrote:
>
>> Hi, Giacomo,
>>  Thank you very much. That is what i need.
>>
>> -- 原始邮件 --
>> *发件人:* "Giacomo Travaglini";
>> *发送时间:* 2019年12月19日(星期四) 下午5:50
>> *收件人:* "616653241"<616653...@qq.com>;"gem5-users";
>> *主题:* Re: [gem5-users] 回复: ask for help about simulate with
>> noncherentcahe
>>
>> Can I suggest you to have a look at configs/example/memtest.py?
>> The script is using a Noncoherent cache as LLC.
>>
>> Maybe this would help you on how to attach it.
>>
>> Otherwise we were running regressions using a Noncoherent cache in the
>> past.
>>
>>
>> https://gem5-review.googlesource.com/c/public/gem5/+/22683/2/tests/configs/base_config.py#b280
>>
>> (This is not happening anymore, but feel free to take the script as an
>> inspiration)
>>
>> Giacomo
>> --
>> *From:* gem5-users  on behalf of 616653241 <
>> 616653...@qq.com>
>> *Sent:* 19 December 2019 01:43
>> *To:* gem5-users 
>> *Subject:* [gem5-users] 回复: ask for help about simulate with
>> noncherentcahe
>>
>> Hi,Abhishek,
>>Thank you for your answer.
>>But, I'm a beginner, and I still dont know how to do it.
>>I just modified the caches.py and the two_level.py Script( see
>> the attached files). But I got a error says "Non-coherent cache received
>> functional snoop request". It may should be in the LLC, but I dont know how
>> to do it?
>>   So, can you give some advice? Thank you again.
>>
>>
>> -- 原始邮件 --
>> *发件人:* "Abhishek Singh";
>> *发送时间:* 2019年12月19日(星期四) 凌晨1:09
>> *收件人:* "gem5 users mailing list";
>> *主题:* Re: [gem5-users] ask for help about simulate with noncherentcahe
>>
>> Hi yuan,
>> In order to that, you need to call non-coherent cache
>> instead of cache in config/common/Caches.py file.
>> From my experience I am able to use LLC as non coherent cache.
>> Please note this is how I used in classic cache model.
>>
>> On Wed, Dec 18, 2019 at 11:54 AM 616653241 <616653...@qq.com> wrote:
>>
>> hi, everyone,
>> can anybody tell me that how does gem5 O3 CPU simulate with
>> noncoherentcache?
>> yours
>> wuhua
>>
>> ___
>> gem5-users mailing list
>> gem5-users@gem5.org
>> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
>>
>> IMPORTANT NOTICE: The contents of this email and any attachments are
>> confidential and may also be privileged. If you are not the intended
>> recipient, please notify the sender immediately and do not disclose the
>> contents to any other person, use it for any purpose, or store or copy the
>> information in any medium. Thank you.
>> ___
>> gem5-users mailing list
>> gem5-users@gem5.org
>> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
>
> ___
> gem5-users mailing list
> gem5-users@gem5.org
> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] Changing configuration between checkpoint and restore

2020-01-06 Thread Ciro Santilli
On Mon, Jan 6, 2020 at 4:09 PM Shehab Elsayed  wrote:
>
> Hello All,
>
> I was wondering which configuration parameters are safe to change between 
> taking a checkpoint and restoring from the same checkpoint. For example, 
> cache configuration, core configuration, number of LLC banks, number of 
> cores, 
>
> Also, Is there a way to tell whether a configuration can be safely changed 
> between checkpointing and restoring?
>

I'm not 100% sure, but I believe that in general things which are not
architecturally visible can be switched safely.

If it is visible, you have to be careful that the software might
expect one state previously read, but now the hardware suddenly
changed to a new one.

Also note that cache sizes are not currently exposed to the guest:
https://stackoverflow.com/questions/49008792/why-doesnt-the-linux-kernel-see-the-cache-sizes-in-the-gem5-emulator-in-full-sy

> Thank you very much in advance.
>
> Best Regards,
> Shehab
> ___
> gem5-users mailing list
> gem5-users@gem5.org
> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

[gem5-users] Question about No-coherent cache as last level cache

2020-01-06 Thread Shougang Yuan
Hi, All,

I added a last level cache(L3 cache) to the system I simulated, I
configured the L3/LLC in Caches.py as an instance of Cache class, I defined
the L3Bus as a SystemXbar instance. And is this case, it works fine for all
spec2006 benchmarks.

But when I change the L3 cache as an instance of NoncoherentCache. I
suffered the error "panic: panic condition !from_cpu_side occurred:
Non-coherent cache received functional snoop request". I noticed that there
is one mail about this topic. As mentioned about that mail, I check the
code in config/example/memtest.py, I found in this memtest.py, the mem side
port of LLC is connected to system.physmem.port, and physmem is an instance
of SimpleMemory. I am wondering if there are any tricks to use
NoncoherentCache?

Best regards.

SHougang
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] Fwd: Changing configuration between checkpoint and restore

2020-01-06 Thread Shehab Elsayed
I am afraid I don't know what you mean!

On Mon, Jan 6, 2020 at 11:11 AM CS18M010 RICHA CHAUDHRY <
cs18m...@iittp.ac.in> wrote:

> how to install gem 5 initial stage
>
> -- Forwarded message -
> From: Shehab Elsayed 
> Date: Mon, Jan 6, 2020 at 9:39 PM
> Subject: [gem5-users] Changing configuration between checkpoint and restore
> To: gem5 users mailing list 
>
>
> Hello All,
>
> I was wondering which configuration parameters are safe to change between
> taking a checkpoint and restoring from the same checkpoint. For example,
> cache configuration, core configuration, number of LLC banks, number of
> cores, 
>
> Also, Is there a way to tell whether a configuration can be safely changed
> between checkpointing and restoring?
>
> Thank you very much in advance.
>
> Best Regards,
> Shehab
> ___
> gem5-users mailing list
> gem5-users@gem5.org
> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
> ___
> gem5-users mailing list
> gem5-users@gem5.org
> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

[gem5-users] Fwd: Changing configuration between checkpoint and restore

2020-01-06 Thread CS18M010 RICHA CHAUDHRY
how to install gem 5 initial stage

-- Forwarded message -
From: Shehab Elsayed 
Date: Mon, Jan 6, 2020 at 9:39 PM
Subject: [gem5-users] Changing configuration between checkpoint and restore
To: gem5 users mailing list 


Hello All,

I was wondering which configuration parameters are safe to change between
taking a checkpoint and restoring from the same checkpoint. For example,
cache configuration, core configuration, number of LLC banks, number of
cores, 

Also, Is there a way to tell whether a configuration can be safely changed
between checkpointing and restoring?

Thank you very much in advance.

Best Regards,
Shehab
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

[gem5-users] Changing configuration between checkpoint and restore

2020-01-06 Thread Shehab Elsayed
Hello All,

I was wondering which configuration parameters are safe to change between
taking a checkpoint and restoring from the same checkpoint. For example,
cache configuration, core configuration, number of LLC banks, number of
cores, 

Also, Is there a way to tell whether a configuration can be safely changed
between checkpointing and restoring?

Thank you very much in advance.

Best Regards,
Shehab
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users