[gem5-users] SPEC INT 2006 memory requirements

2021-08-27 Thread Sindhuja Gopalakrishnan Elango via gem5-users
Hi,
What is the guest system memory requirement for running SPEC INT 2006 
benchmarks in full-system simulation mode?

The kernel that I use has a 3 GB RAM and 4GB swap space.
The host system has 12 GB RAM and 4GB swap space.
I tried with both atomic and timing CPU's and used gem5.fast as well as 
gem5.opt binaries.
But, most of the benchmarks from the reference set gets killed with the above 
setting.
src/central_freelist.cc:333] tcmalloc: allocation failed 8192
gem5 has encountered a segmentation fault!

However for the same SPEC binaries, system call emulation seems to be just fine.

Can anyone help here?

Thanks & Regards
Sindhuja

___
gem5-users mailing list -- gem5-users@gem5.org
To unsubscribe send an email to gem5-users-le...@gem5.org
%(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s

[gem5-users] How to reserve memory space in FS mode

2021-08-27 Thread Xijing Han via gem5-users
Hi,

So I am wondering how I can reserve a chunk of memory so that the system
won't touch it.
Currently, I am using this command in the configuration file to reserve
25G--30G:

entries.append(X86E820Entry(addr = 0x64000,

size = '5GB', range_type = 2))




But it looks like the system still puts instruction sets in this memory
space.

How can I avoid this?



Thanks,

Xijing Han
___
gem5-users mailing list -- gem5-users@gem5.org
To unsubscribe send an email to gem5-users-le...@gem5.org
%(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s

[gem5-users] Re: CHI, Ruby - changing cacheline size

2021-08-27 Thread Javed Osmany via gem5-users
Hello Gabriel

Thank you, once again, for the pointers.

Best regards
J.Osmany


-Original Message-
From: Gabriel Busnot via gem5-users [mailto:gem5-users@gem5.org] 
Sent: 27 August 2021 10:53
To: gem5-users@gem5.org
Cc: Gabriel Busnot 
Subject: [gem5-users] Re: CHI, Ruby - changing cacheline size

Hi again ;),

Yes, Ruby should support any cacheline size (at least as long as it is a power 
of two).
And yes, you need to change the parameter O3CPU.fetchBufferSize and defaulted 
to 64 bytes. Not sure if it has any other implications but O3_ARM_v7a_3 sets it 
to 16 for instance.

Regards,
Gabriel
___
gem5-users mailing list -- gem5-users@gem5.org To unsubscribe send an email to 
gem5-users-le...@gem5.org %(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s
___
gem5-users mailing list -- gem5-users@gem5.org
To unsubscribe send an email to gem5-users-le...@gem5.org
%(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s


[gem5-users] Re: CHI, Ruby - changing cacheline size

2021-08-27 Thread Gabriel Busnot via gem5-users
Hi again ;),

Yes, Ruby should support any cacheline size (at least as long as it is a power 
of two).
And yes, you need to change the parameter O3CPU.fetchBufferSize and defaulted 
to 64 bytes. Not sure if it has any other implications but O3_ARM_v7a_3 sets it 
to 16 for instance.

Regards,
Gabriel
___
gem5-users mailing list -- gem5-users@gem5.org
To unsubscribe send an email to gem5-users-le...@gem5.org
%(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s


[gem5-users] Re: simulation error in gem5 v21.1

2021-08-27 Thread Boya Chen via gem5-users
Hi, Gabriel

Thanks for telling me the reason.

Best Regards
Boya
___
gem5-users mailing list -- gem5-users@gem5.org
To unsubscribe send an email to gem5-users-le...@gem5.org
%(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s