Hi, I am trying to simulate SPEC CPU2006 applications on gem5 with RISC-V application. For bzip2 application, I get illegal instruction error for this instruction:
10336: 8010d073 csrwi 0x801,1 which will be decoded as csrrwi. Here is the debugging output of gem5: 2727000: system.cpu: A0 T0 : @main+28 : csrrwi zero, ?? (0x801) : No_OpClass : flags=(IsInteger|IsNonSpeculative) Is the problem with the privilege level of instruction (which I assume privilege mode is not supported in gem5)? Adding some flags for compilation can solve the problem? This my compilation command: riscv64-unknown-linux-gnu-gcc X.o -o X -march=rv64gc -mabi=lp64 -static Also, what RISC-V ISA specifications are supported in gem5? Thanks, Ali
_______________________________________________ gem5-users mailing list gem5-users@gem5.org http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
