Hi Derrick,
I just built gem5 simulator based on code downloaded yesterday.
The simulator crashed with messages below.
REAL SIMULATION
info: Entering event queue @ 0. Starting simulation...
Hello world!
Hello world!
gem5.opt: build/X86/cpu/o3/cpu.cc:823: void
Hi,
Can someone else who has the latest build of gem5 try running
./build/X86/gem5.debug configs/example/se.py -c
'tests/test-progs/hello/bin/x86/linux/hello;tests/test-progs/hello/bin/x86/linux/hello'
--caches --l2cache --l1d_size=32kB --l1i_size=32kB --l2_size=2MB --l1d_assoc=8
Hi everyone:
I am recently reading the file about register in the Gem5 code. There is an
important property named lane. I found some configuration functions related to
vector lane in gem5, but I can't find how they are called. For instance, I try
to add breakpoint in many thread related
Under SMT, the O3CPU model maintains separate ROB, LSQ and rename tables
for all threads, or shared by all threads？
___
gem5-users mailing list -- gem5-users@gem5.org
To unsubscribe send an email to gem5-users-le...@gem5.org
Hello Jason:
(1) Can I use resource stalls to simulate the multi-bank implementation of L0
and L1, and model L2 a distributed cache? By the way, the implementation of L2
multi-bank in gem5 is not interleaving (multi-bank), right?
(2) "add annotations to the transitions in the L0 and L1 cache",
To the best of my knowledge, the ROB is shared, the rename table is separated
for each thread and the LSQ is also shared in SMT. I am not sure about it, but
I deduced this information from cpu code for O3CPU Model. I believe Jason or
other more experienced user/developer can correct me if I am
I'm getting the same error, working on fixing it but not very familiar with
the O3 cpu code (Or I wasn't before anyway).
>From what I can tell:
*FullO3CPU::scheduleThreadExitEvent *schedules the threadExitEvent
for the next cycle, assuming that it will empty by then.
It sets* exitingThreads[tid]
